## Low Distortion Audio Power Amplifier with Differential Output and Shutdown Mode

## Product Description

The NCS2211 is a high performance, low distortion Class A/B audio amplifier. It is capable of delivering 1 W of output power into an $8 \Omega$ speaker bridge-tied load (BTL). The NCS2211 will operate over a wide temperature range, and it is specified for single-supply voltage operation for portable applications.

It features low distortion performance, $0.2 \%$ typical THD + N @ 1 W and incorporates a shutdown/enable feature to extend battery life. The shutdown/enable feature will reduce the quiescent current to $1 \mu \mathrm{~A}$ maximum.

The NCS2211 is designed to operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range, and is available in an 8-lead SOIC package and a 3 X 3 mm DFN8 package. The SOIC package is pin compatible with equivalent function and comparable performance to competitive devices as is the DFN8 package. The DFN8 has a low thermal resistance of only $70^{\circ} \mathrm{C} / \mathrm{W}$ plus has an exposed metal pad to facilitate heat conduction to copper PCB material.

Low distortion, high power, low quiescent current, and small packaging makes the NCS2211 suitable for applications including notebook and desktop computers, PDA's, and speaker phones.

## Features

- Differential Output
- 1.0 W into an $8 \Omega$ Speaker
- 1.5 W into a $4 \Omega$ Speaker
- Single Supply Operation: 2.7 V to 5.5 V
- THD+N: 0.2\% @ 1 W Output
- Low Quiescent Current: 20 mA Max
- Shutdown Current $<1.0 \mu \mathrm{~A}$
- Excellent Power Supply Rejection
- Two Package Options: SOIC-8 Package and DFN8
- Pin Compatible with Competitive Devices
- These are $\mathrm{Pb}-$ Free Devices


## Applications

- Desktop Computers
- Notebook Computers
- PDA's
- Speaker Phones
- Games

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

## MARKING DIAGRAMS


(Note: Microdot may be in either location)

## PIN ASSIGNMENT

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | Enable | Enable (LOW)/Shutdown (HIGH) |
| 2 | Bias | Bias Output at $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right) / 2 ;$ <br> Bypass with Capacitor to <br> Reduce Noise |
| 3 | IN + | Non-Inverting Input |
| 4 | IN- | Inverting Input |
| 5 | OUT + | Output+ |
| 6 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive Supply (Bypass with <br> $10 \mu \mathrm{~F}$ in parallel with 0.1 $\mu \mathrm{F})$ |
| 7 | $\mathrm{~V}_{\text {EE }}$ | Negative Supply (Connect to GND <br> for Single-Supply Operation) |
| 8 | OUT- | Output- |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

PIN CONNECTIONS for SOIC-8 and DFN8


Figure 1. Block Diagram

|  | High | Low |
| :---: | :---: | :---: |
| Enable (Note 1) | Shutdown | Enabled |

1. Enable (pin 1) must be actively driven for proper operation and cannot be left floating. See ENABLE/SHUTDOWN CONTROL in the specification table for proper logic threshold levels.

MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltages | $\mathrm{V}_{\mathrm{CC}}$ | 5.5 | Vdc |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ | 500 | mA |
| Maximum Junction Temperature (Note 2) | $\mathrm{T}_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $($ See Graph) | mW |
| Thermal Resistance, Junction-to-Air - SOIC-8 |  |  |  |
| - DFN8 (Note 4) | $\theta_{\mathrm{JA}}$ | 117 |  |
| Moisture Sensitivity (Note 3) |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
2. Power dissipation must be considered to ensure maximum junction temperature ( $T_{\mathrm{J}}$ ) is not exceeded.
3. For additional information, see Application Note AND8003/D
4. As mounted on an $80 \times 80 \times 1.5 \mathrm{~mm}$ FR4 PCB with $650 \mathrm{~mm}^{2}$ and $2 \mathrm{oz}(0.034 \mathrm{~mm})$ thick copper heat spreader. Following JEDEC JESD/EIA 51.1, 51.2, 51.3 test guidelines.

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~A}_{V D}=2, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Symbol | Characteristics | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLY

| $\mathrm{V}_{\mathrm{CC}}$ | Operating Voltage Range |  | 2.7 |  | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{S}, \mathrm{ON}}$ | Power Supply Current <br> - Enabled | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}(\text { Note } 5) \end{gathered}$ |  |  | 20 | mA |
| $\mathrm{I}_{\text {S, OFF }}$ | Power Supply Current <br> - Shutdown | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V |  |  | 1.0 | $\mu \mathrm{A}$ |
| PSRR | Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | 75 |  | dB |

ENABLE/SHUTDOWN CONTROL

| $\mathrm{V}_{\mathrm{IH}}$ | Enable Input High | Device Shutdown <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | $90 \% \times \mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Enable Input Low | Device Enabled <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | GND |  | $10 \% \times \mathrm{V}_{\mathrm{CC}}$ | V |

## OUTPUT CHARACTERISTICS

| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | From Either Output to GND $\mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\mathrm{V}_{\mathrm{CC}}-0.400$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VoL | Output Low Voltage | From Either Output to GND $\mathrm{R}_{\mathrm{L}}=8 \Omega$ | 0.400 |  | V |
| $V_{\text {out }}$-off | Differential Output Offset Voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}(\text { Note } 5) \\ \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | $\pm 50$ | mV |
| lo | Output Current | Output to Output | 350 |  | mA |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~A}_{V D}=2, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Symbol | Characteristics | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

FREQUENCY DOMAIN PERFORMANCE

| GBW | Gain Bandwidth Product |  |  | 12 |  | MHz |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Phase Margin | $\mathrm{A}_{\mathrm{VD}}=+2, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 80 |  | $\circ$ |
| THD +N | Total Harmonic Distortion | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{P}=1.0 \mathrm{~W}$ into $8 \Omega$ |  | 0.2 |  | $\%$ |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{P}=0.5 \mathrm{~W}$ into $8 \Omega$ |  | 0.15 |  |  |
|  |  | $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{P}=0.35 \mathrm{~W}$ into $8 \Omega$ |  | 0.1 |  |  |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{P}=0.25 \mathrm{~W}$ into $8 \Omega$ |  | 0.1 |  |  |

TIME DOMAIN RESPONSE

| $\mathrm{t}_{\mathrm{ON}}$ | Turn on delay | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{~s}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{OFF}}$ | Turn off delay | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 4 |  | $\mu \mathrm{~s}$ |

5. Guaranteed by design and/or characterization.

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 2. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=500 \mathrm{~mW}$ )


Figure 4. THD + N vs. Frequency ( $\mathrm{P}_{\mathrm{L}}=500 \mathrm{~mW}$ )


Figure 6. THD + N vs. Frequency ( $\mathrm{P}_{\mathrm{L}}=500 \mathrm{~mW}$ )


Figure 3. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=1 \mathrm{~W}$ )


Figure 5. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=1 \mathrm{~W}$ )


Figure 7. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=1 \mathrm{~W}$ )

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 8. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=350 \mathrm{~mW}$ )


Figure 10. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=350 \mathrm{~mW}$ )


Figure 12. THD + N vs. Frequency ( $\mathrm{P}_{\mathrm{L}}=350 \mathrm{~mW}$ )


Figure 9. THD + N vs. Frequency ( $\mathrm{P}_{\mathrm{L}}=250 \mathrm{~mW}$ )


Figure 11. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=250 \mathrm{~mW}$ )


Figure 13. THD + N vs. Frequency
( $\mathrm{P}_{\mathrm{L}}=250 \mathrm{~mW}$ )

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 14. THD + N vs. Poutput (Frequency $=\mathbf{2 0 ~ H z}$ )


Figure 16. THD + N vs. Poutput
(Frequency $=1 \mathrm{kHz}$ )


Figure 18. THD + N vs. Poutput (Frequency $=\mathbf{2 0} \mathbf{~ k H z )}$


Figure 15. SOA Curve with PCB Copper Thickness $20 z$ and Various Areas


Figure 17. Pout vs. Load Resistance


Figure 19. Power Dissipation vs. Output Power

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 20. Turn-on Time


Figure 21. Turn-off Time


Figure 22. Gain and Phase Shift vs. Frequency

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 23. Power-Supply Rejection

## APPLICATIONS INFORMATION

The NCS2211 is unity gain stable and therefore does not require any compensation, but a proper power-supply bypass is required as shown in Figure 24. Performance will be enhanced by adding a filter capacitor (C2) to the mid-supply node (pin 2). See Typical Performance Characteristics for details.

It is preferable to AC couple the input to avoid a large DC output offset.
Both outputs can be driven to within 400 mV of either supply rail with an $8 \Omega$ load.

## Typical Application of the Device:



Figure 24.

## THERMAL CONSIDERATIONS

Care must be taken to not exceed the maximum junction temperature of the device $\left(150^{\circ} \mathrm{C}\right)$. Figure 15 shows the tradeoff between output power and junction temperature for different areas of exposed PCB copper ( 2 oz ). If the maximum power is exceeded momentarily, normal circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in an "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the SOA curves.

## GAIN

Since the output is differential, the gain from input to the speaker is: $A_{V D}=2 \times R 2 / R 1$. For low level input signals, THD will be optimized by pre-amplifying the signal and running the NCS2211 at gain $\mathrm{A}_{\mathrm{VD}}=2$ and $\mathrm{C} 2=1 \mu \mathrm{~F}$.

## BIAS FILTERING

Even though the NCS2211 will operate nominally with no filter capacitor on pin 2, THD performance will be improved dramatically with a filter capacitor installed (see Typical Performance Characteristics). In addition a C2 filter capacitor at pin 2 will suppress start-up popping noise. To insure optimal suppression the time constant of the bias filtering needs to be greater than the time constant of the input capacitive coupling circuit, that is $\mathrm{C} 2 \times 25 \mathrm{k}>\mathrm{C} 1 \times \mathrm{R} 1$.

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NCS2211DG | SOIC-8 <br> (Pb-Free) | 98 Units / Rail |
| NCS2211DR2G | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NCS2211MNTXG | DFN-8 <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

DFN8 3x3, 0.5P
CASE 506BJ-01
ISSUE O


NOTES:

1. Dimensions and tolerancing per asme Y14.5M, 1994.
Y14.5M, 1994 .
2. CONTROLLING DIMENSION: MILLMM TERM,

DIMENSION b APPLIES TW
AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 | REF |
| b | 0.18 | 0.30 |
| D | 3.00 | BSC |
| D2 | 1.64 | 1.84 |
| E | 3.00 | BSC |
| E2 | 1.35 | 1.55 |
| e | 0.50 | BSC |
| K | 0.20 |  |
| L | 0.30 | 0.50 |
| L1 | 0.00 | 0.03 |

## SOLDERMASK DEFINED

 MOUNTING FOOTPRINT

## PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A AND B DO NOT INCLUDE

MOLD PROTRUSION
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 ( 0.005 ) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 | BSC | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| $\mathbf{J}$ | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $\circ$ | 8 | $\circ$ |
| $\mathbf{N}$ | 0.25 | 0.50 | 0.010 | 0.0 |
| $\mathbf{S}$ | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/ Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

