

February 1992 Revised June 2001

# 74LVQ138

# Low Voltage 1-of-8 Decoder/Demultiplexer

## **General Description**

The LVQ138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LVQ138 devices or a 1-of-32 decoder using four LVQ138 devices and one inverter.

#### **Features**


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75 $\Omega$
- 4kV minimum ESD immunity
- Demultiplexing capability
- Multiple input enable for each expansion
- Active LOW mutually exclusive outputs

## **Ordering Code:**


Order Number	Package Number	Package Description
74LVQ138SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVQ138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


# **Logic Symbols**



#### IEEE/IEC



#### **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>2</sub>	Address Inputs
$\overline{E}_1 - \overline{E}_2$	Enable Inputs
E <sub>3</sub>	Enable Input
$\overline{O}_0$ – $\overline{O}_7$	Outputs

© 2001 Fairchild Semiconductor Corporation

DS011350

www.fairchildsemi.com


# **Functional Description**

The LVQ138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and, when enabled, provides eight mutually exclusive active-LOW outputs  $(\overline{O}_0 - \overline{O}_7)$ . The LVQ138 features three Enable inputs, two active-LOW ( $\overline{E}_1$ ,  $\overline{E}_2$ ) and one active-HIGH ( $E_3$ ). All outputs will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LVQ138 devices and one inverter (see Figure 1). The LVQ138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-HIGH or active-LOW state.

#### **Truth Table**

	Inputs							Outputs						
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	O <sub>0</sub>	01	O <sub>2</sub>	03	О <sub>4</sub>	05	06	07	
Н	Χ	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	
Х	Н	Х	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	
Х	Х	L	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н	
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

X = Immaterial




FIGURE 1. Expansion to 1-of-32 Decoding

H = HIGH Voltage Level L = LOW Voltage Level

## **Absolute Maximum Ratings**(Note 1)

Supply Voltage (V $_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

 $(I_{CC} \text{ or } I_{GND})$   $\pm 200 \text{ mA}$ 

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

DC Latch-Up Source or

Sink Current ±300 mA

# Recommended Operating Conditions (Note 2)

Supply Voltage ( $V_{CC}$ ) 2.0V to 3.6V Input Voltage ( $V_I$ ) 0V to  $V_{CC}$ 

Minimum Input Edge Rate (ΔV/Δt)

 $V_{\text{IN}}$  from 0.8V to 2.0V

 $V_{CC} @ 3.0V$  125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions

for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Зупівої	i aiailletei	(V)	Тур	Gu	aranteed Limits	Onics	Conditions		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V		
V <sub>OH</sub>	Minimum High Level	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -50 μA		
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or $V_{IH}$ (Note 3) $I_{OH} = -12 \text{ mA}$		
V <sub>OL</sub>	Maximum Low Level	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> = 50 μA		
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL}$ or $V_{IH}$ (Note 3) $I_{OL} = 12 \text{ mA}$		
I <sub>IN</sub>	Maximum Input Leakage Current	3.6		±0.1	±1.0	μА	$V_I = V_{CC},$ GND		
I <sub>OLD</sub>	Minimum Dynamic (Note 4)	3.6			36	mA	V <sub>OLD</sub> = 0.8V Max (Note 5)		
I <sub>OH</sub>	Output Current	3.6			-25	mA	V <sub>OHD</sub> = 2.0V Min (Note 5)		
Icc	Maximum Quiescent Supply Current	3.6		4.0	40.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND		
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 6)(Note 7)		
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 6)(Note 7)		
V <sub>IHD</sub>	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0		V	(Note 6)(Note 8)		
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3	1.7	0.8		V	(Note 6)(Note 8)		

 $\textbf{Note 3:} \ \textbf{All outputs loaded;} \ thresholds \ on \ input \ associated \ with \ output \ under \ test.$ 

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as  $75\Omega$  for commercial temperature range is guaranteed.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{IHD})$ , f=1 MHz.

www.fairchildsemi.com

# **AC Electrical Characteristics**


			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°			
Symbol	Parameter	V <sub>CC</sub>	C <sub>L</sub> = 50 pF			$C_L = 50 \text{ pF}$		Units	
		(V)	Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	2.7	1.5	10.2	18.3	1.5	21.0	no	
	$A_n$ to $\overline{O}_n$	$3.3\pm0.3$	1.5	8.5	13.0	1.5	15.0	ns	
t <sub>PHL</sub>	Propagation Delay	2.7	1.5	9.6	17.6	1.5	20.0	ns	
	$A_n$ to $\overline{O}_n$	$3.3 \pm 0.3$	1.5	8.0	12.5	1.5	14.0	ris	
t <sub>PLH</sub>	Propagation Delay	2.7	1.5	13.2	21.0	1.5	23.0	no	
	$\overline{E}_1$ or $\overline{E}_2$ to $\overline{O}_n$	$3.3\pm0.3$	1.5	11.0	15.0	1.5	16.0	ns	
t <sub>PHL</sub>	Propagation Delay	2.7	1.5	11.4	19.0	1.5	21.0	ns	
	$\overline{E}_1$ or $\overline{E}_2$ to $\overline{O}_n$	$3.3 \pm 0.3$	1.5	9.5	13.5	1.5	15.0	IIS	
t <sub>PLH</sub>	Propagation Delay	2.7	1.5	13.2	21.8	1.5	23.5	ns	
	$E_3$ to $\overline{O}_n$	$3.3\pm0.3$	1.5	11.0	15.5	1.5	16.5	115	
t <sub>PHL</sub>	Propagation Delay	2.7	1.5	10.2	18.3	1.5	20.0	ns	
	$E_3$ to $\overline{O}_n$	$3.3\pm0.3$	1.5	8.5	13.0	1.5	14.0	115	
t <sub>OSHL</sub> ,	Output to Output Skew (Note 9)	2.7		1.0	1.5		1.5	ns	
t <sub>OSLH</sub>	Data to Output	$3.3\pm0.3$		1.0	1.5		1.5	IIS	


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# Capacitance

ľ	Symbol	Parameter	Тур	Units	Conditions
ľ	C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open
ľ	C <sub>PD</sub> (Note 10)	Power Dissipation Capacitance	45	pF	V <sub>CC</sub> = 3.3V

Note 10: C<sub>PD</sub> is measured at 10 MHz.





# 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com