'4VHC138 3-to-8 Decoder/Demultiplexer

# FAIRCHILD

SEMICONDUCTOR

# 74VHC138 3-to-8 Decoder/Demultiplexer

## **General Description**

The VHC138 is an advanced high speed CMOS 3-to-8 decoder/demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 binary select inputs (A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub>) determine which one of the outputs  $(\overline{O}_0-\overline{O}_7)$  will go LOW. When enable input E<sub>3</sub> is held LOW or either  $\overline{E}_1$  or  $\overline{E}_2$  is held HIGH, decoding function is inhibited and all outputs go HIGH. E<sub>3</sub>,  $\overline{E}_1$  and  $\overline{E}_2$  inputs are provided to ease cascade connection and for use as an address decoder for memory systems. An input protection circuit ensures that

0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

### Features


- High Speed:  $t_{PD} = 5.7$ ns (typ) at  $T_A = 25^{\circ}C$
- I Low power dissipation:  $I_{CC} = 4 \mu A$  (max.) at  $T_A = 25^{\circ}C$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min.)
- Power down protection provided on all inputs
- Pin and function compatible with 74HC138

# **Ordering Code:**

Order Number	Package Number	Package Description
74VHC138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC138MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Symbols



## **Connection Diagram**

-	5	
A0 -		16 – V <sub>CC</sub>
A <sub>1</sub> —	2	15 — 00
A <sub>2</sub> —	3	14 - 0 <sub>1</sub>
Ē —	4	13 — 0 <sub>2</sub>
Ē <sub>2</sub> —	5	12 - 0 <sub>3</sub>
E3 —	6	11 - 0 <sub>4</sub>
0 <sub>7</sub> —	7	10 — 0 <sub>5</sub>
GND —	8	9 — Ō <sub>6</sub>

## **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>2</sub>	Address Inputs
$\overline{E}_1 - \overline{E}_2$	Enable Inputs
E <sub>3</sub>	Enable Input
$\overline{O}_0 - \overline{O}_7$	Outputs

#### © 1999 Fairchild Semiconductor Corporation DS011537.prf

# 74VHC138

# Truth Table

Inputs					Outputs								
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	O <sub>0</sub>	01	02	03	04	05	06	07
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	н	Х	х	х	х	н	н	н	н	н	н	н	н
х	Х	L	х	х	х	н	Н	Н	Н	Н	Н	н	Н
L	L	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	L	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	Н	н	н	L	н	н	Н
L	L	н	н	L	н	Н	Н	н	н	н	L	Н	н
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to $V_{CC}$ + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C
(Soldering, 10 seconds)	260°C

# **Recommended Operating**

# Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}=3.3V\pm0.3V$	0 ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ~ 20 ns/V

74VHC138

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.


Note 2: Unused inputs must be held HIGH or LOW. They may not float.


## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>		$\textbf{T}_{\textbf{A}}=\textbf{25}^{\circ}\textbf{C}$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
VIH	HIGH Level Input Voltage	(V)	Min	Тур	Max	Min	Max		001	luitions
		2.0	1.50			1.50		V		
		3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level Input Voltage	2.0			0.50		0.50	V		
		3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
		3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
		3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	V <sub>IN</sub> = 5.5\	or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$	or GND

Symbol	Parameter	V <sub>CC</sub>	$T_A = 25^{\circ}C$			T <sub>A</sub> = -40°	C to +85°C	Unite	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PLH</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.2	11.4	1.0	13.5		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	A <sub>n</sub> to O <sub>n</sub>			10.0	15.8	1.0	18.0	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		5.7	8.1	1.0	9.5		C <sub>L</sub> = 15 pF
				7.2	10.1	1.0	11.5	ns	$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay	$3.3\pm0.3$		8.1	12.8	1.0	15.0		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	E <sub>3</sub> to O <sub>n</sub>			10.6	16.3	1.0	18.5	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		5.6	8.1	1.0	9.5	ns	C <sub>L</sub> = 15 pF
				7.1	10.1	1.0	11.5	115	$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.2	11.4	1.0	13.5		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	$\overline{E}_1$ or $\overline{E}_2$ to $\overline{O}_n$			10.7	14.9	1.0	17.0	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		5.8	8.1	1.0	9.5	ns	C <sub>L</sub> = 15 pF
				7.3	10.1	1.0	11.5	115	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}$ .





www.fairchildsemi.com

6

