

May 1995 Revised September 2000

#### 74LCX257

# **Low Voltage Quad 2-Input Multiplexer** with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX257 is a quad 2-input multiplexer with 3-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non inverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.

The 74LCX257 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- $\blacksquare$  6.0 ns  $t_{PD}$  max (V  $_{CC}$  = 3.3V, I  $_{n}$   $\rightarrow$  Z  $_{n}$  ), 10  $\mu A$  I  $_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**


Order Number	Package Description	
74LCX257M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74LCX257SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX257MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description	
S	Common Data Select Input	
ŌĒ	3-STATE Output Enable Input	
I <sub>0a</sub> –I <sub>0d</sub>	Data Inputs from Source 0	
I <sub>1a</sub> –I <sub>1d</sub>	Data Inputs from Source 1	
Z <sub>a</sub> –Z <sub>d</sub>	3-STATE Multiplexer Outputs	

© 2000 Fairchild Semiconductor Corporation

DS012466

#### **Functional Description**

The LCX257 is a quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $\mathrm{I}_{\mathrm{0x}}$  inputs are selected and when Select is HIGH, the  ${\rm I}_{\rm 1\chi}$  inputs are selected. The data on the selected inputs appears at the outputs in true (non inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{OE} \bullet (1_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_b &= \overline{OE} \bullet (1_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_c &= \overline{OE} \bullet (1_{1c} \bullet S + I_{0c} \bullet \overline{S}) \end{split}$$


$$Z_d = \overline{OE} \cdot (1_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable  $(\overline{\mbox{OE}})$  is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.

#### **Truth Table**

Output Enable	Select Input	Data Inputs		Outputs
OE	s	I <sub>0</sub>	I <sub>1</sub>	Z
Н	Х	Х	Х	Z
L	Н	Χ	L	L
L	Н	Χ	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Absolute Maximum Ratings(Note 1)							
Symbol	Parameter	Value	Conditions	Units			
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V			
VI	DC Input Voltage	-0.5 to +7.0		V			
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V			
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 2)	V			
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA			
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA			
		+50	$V_O > V_{CC}$	IIIA			
Io	DC Output Source/Sink Current	±50		mA			
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA			
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA			
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C			

# **Recommended Operating Conditions** (Note 4)

Symbol	Parameter			Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $I_O$  Absolute Maximum rating must be observed.

Note 4: Unused Inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Cymbol		Conditions	(V)	Min	Max	Office
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		v
/ <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	V
/он	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.3 – 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 – 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 – 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or $V_{IL}$	2.3 – 3.0		±5.0	μΛ
l <sub>OFF</sub>	Power-Off Leakage Current	$V_I$ or $V_O = 5.5V$	0		10	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°0	C to +85°C	Units
- Cymbol	i didilicio	Conditions	(V)	Min	Max	Omio
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 – 3.6		10	μА
		3.6V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5V (Note 5)	2.3 – 3.6		±10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μA

Note 5: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

		$T_A = -40$ °C to $+85$ °C, $R_L = 500 \Omega$							
Cumbal	Parameter	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		$V_{CC} = 2.7V$ $C_L = 50 \text{ pF}$		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units	
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay	1.5	7.0	1.5	8.5	1.5	9.1	no	
t <sub>PLH</sub>	$S \rightarrow Z_n$	1.5	7.0	1.5	8.5	1.5	9.1	ns	
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1.5	6.5	1.5	7.2	no	
t <sub>PLH</sub>	$I_n \rightarrow Z_n$	1.5	6.0	1.5	6.5	1.5	7.2	ns	
t <sub>PZL</sub>	Output Enable Time	1.5	7.0	1.5	8.5	1.5	9.1		
t <sub>PZH</sub>	$\overline{OE} \rightarrow Z_n$	1.5	7.0	1.5	8.5	1.5	9.1	ns	
t <sub>PLZ</sub>	Output Disable Time	1.5	5.5	1.5	6.0	1.5	6.6	ns	
t <sub>PHZ</sub>	$\overline{OE} \rightarrow Z_n$	1.5	5.5	1.5	6.0	1.5	6.6	115	
t <sub>OSHL</sub>	Output to Output Skew (Note 6)		1.0					<b>†</b>	
t <sub>OSLH</sub>			1.0					ns	

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$	Units
			(V)	Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	25	pF

#### AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
t <sub>PZH</sub> ,t <sub>PHZ</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t<sub>rec</sub> Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_R = t_F = 3ns$ )

Symbol	V <sub>CC</sub>						
- Cymbol	3.3V $\pm$ 0.3V	2.7V	2.5V ± 0.2V				
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2				
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2				
$V_{x}$	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V				
$V_y$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V				

www. fair child semi.com





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

9

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com