

## Functional Description

The LCX257 is a quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the $I_{0 x}$ inputs are selected and when Select is HIGH , the $\mathrm{I}_{1 \mathrm{x}}$ inputs are selected. The data on the selected inputs appears at the outputs in true (non inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{OE}} \cdot\left(1_{1 \mathrm{a}} \cdot \mathrm{~S}+\mathrm{I}_{\mathrm{Oa}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{OE}} \cdot\left(1_{1 \mathrm{~b}} \cdot \mathrm{~S}+\mathrm{I}_{\mathrm{Ob}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{c}}=\overline{\mathrm{OE}} \cdot\left(1_{1 \mathrm{c}} \cdot \mathrm{~S}+\mathrm{I}_{\mathrm{Oc}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{d}}=\overline{\mathrm{OE}} \cdot\left(1_{1 \mathrm{~d}} \cdot \mathrm{~S}+\mathrm{I}_{\mathrm{Od}} \cdot \overline{\mathrm{~S}}\right)
\end{aligned}
$$

When the Output Enable (OE) is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.

## Truth Table

| Output <br> Enable | Select <br> Input | Data <br> Inputs |  | Outputs |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | S | I $_{0}$ | I $_{\mathbf{1}}$ | Z |
| H | X | X | X | Z |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

= HIGH Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial
$Z=$ High Impedance

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| Absolute Maximum Ratings(Note 1) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Value | Conditions |  |  | Units |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7.0 |  |  |  | V |
| $V_{1}$ | DC Input Voltage | -0.5 to +7.0 |  |  |  | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage | $\begin{gathered} -0.5 \text { to }+7.0 \\ -0.5 \text { to } \mathrm{V}_{\mathrm{cc}}+0.5 \end{gathered}$ | Output in 3-STATE Output in HIGH or | W State |  | V |
| IK | DC Input Diode Current | -50 | $\mathrm{V}_{1}<\mathrm{GND}$ |  |  | mA |
| $\mathrm{l}_{\text {OK }}$ | DC Output Diode Current | $\begin{array}{r} -50 \\ +50 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}<\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  |  | mA |
| Io | DC Output Source/Sink Current | $\pm 50$ |  |  |  | mA |
| ICC | DC Supply Current per Supply Pin | $\pm 100$ |  |  |  | mA |
| IGND | DC Ground Current per Ground Pin | $\pm 100$ |  |  |  | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Recommended Operating Conditions (Note 4) |  |  |  |  |  |  |
| Symbol | Parameter |  |  | Min | Max | Units |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage |  | Operating | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | V |
| $\mathrm{V}_{1}$ | Input Voltage |  |  | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | HIGH or LOW State |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ 5.5 \end{gathered}$ | V |
| $\overline{\mathrm{I}_{\mathrm{OH}} / \mathrm{IOL}}$ | Output Current |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}-3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}-2.7 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \pm 24 \\ \pm 12 \\ \pm 8 \end{gathered}$ | mA |
| $\mathrm{T}_{\text {A }}$ | Free-Air Operating Temperature |  |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input Edge Rate, $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. |  |  |  |  |  |  |
| DC Electrical Characteristics |  |  |  |  |  |  |


| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\overline{\mathrm{V}_{\mathrm{H}}}$ | HIGH Level Input Voltage |  | 2.3-2.7 | 1.7 |  | V |
|  |  |  | 2.7-3.6 | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW Level Input Voltage |  | 2.3-2.7 |  | 0.7 | V |
|  |  |  | 2.7-3.6 |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.3-3.6 | $\mathrm{V}_{\mathrm{cc}}-0.2$ |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.3 | 1.8 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.7 | 2.2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 3.0 | 2.4 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.0 | 2.2 |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW Level Output Voltage | $\mathrm{l}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | 2.3-3.6 |  | 0.2 | v |
|  |  | $\mathrm{loL}=8 \mathrm{~mA}$ | 2.3 |  | 0.6 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ | 2.7 |  | 0.4 |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | 3.0 |  | 0.4 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ | 3.0 |  | 0.55 |  |
| 1 | Input Leakage Current | $0 \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ | 2.3-3.6 |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | 3-STATE Output Leakage | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{O}} \leq 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.3-3.6 |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| loff | Power-Off Leakage Current | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0 |  | 10 | $\mu \mathrm{A}$ |



AC LOADING and WAVEFORMS Generic for LCX Family


FIGURE 1. AC Test Circuit ( $C_{L}$ includes probe and jig capacitance)

| Test | Switch |
| :--- | :--- |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PLZ}}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}} \times 2$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |



Waveform for Inverting and Non-Inverting Functions


Propagation Delay. Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms


3-STATE Output High Enable and Disable Times for Logic


Setup Time, Hold Time and Recovery Time for Logic


FIGURE 2. Waveforms
(Input Characteristics; $\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=3 \mathrm{~ns}$ )

| Symbol | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ |  |  |
| $\mathbf{2 . 7 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ |  |  |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |


Physical Dimensions inches (millimeters) unless otherwise noted



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


## 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
