
other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.
A HIGH signal on either $\overline{\mathrm{OE}}_{1}$ or $\overline{\mathrm{OE}}_{2}$ disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both $S_{0}$ and $S_{1}$ in preparation for a parallel load operation.

## Mode Select Table

| Inputs |  |  |  | Response |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{S R}$ | $\mathrm{S}_{\mathbf{1}}$ | $\mathrm{S}_{\mathbf{0}}$ | $\mathbf{C P}$ |  |
| L | X | X | $\sim$ | Synchronous Reset; $\mathrm{Q}_{0}-\mathrm{Q}_{7}=$ LOW |
| H | H | H | $\sim$ | Parallel Load; $\mathrm{I} / \mathrm{O}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | $\sim$ | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L | $\sim$ | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | L | L | X | Hold |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
$\mathcal{\sim}=$ LOW-to-HIGH Clock Transition


Absolute Maximum Ratings(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) DC Input Diode Current ( $\mathrm{I}_{\mathrm{IK}}$ )
$V_{1}=-0.5 \mathrm{~V}$
$V_{1}=V_{C C}+0.5 \mathrm{~V}$
DC Input Voltage ( $\mathrm{V}_{\mathrm{I}}$ )
DC Output Diode Current (IOK)
$\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ )
DC Output Source or
Sink Current ( $l_{0}$ )
DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current
Per Output Pin (ICC or $I_{G N D}$ )
Storage Temperature ( $\mathrm{T}_{\mathrm{STG}}$ )
-0.5 V to +7.0 V
-20 mA
+20 mA
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
$-20 \mathrm{~mA}$
$+20 \mathrm{~mA}$
-0.5 V to $\mathrm{V} \mathrm{Cc}+0.5 \mathrm{~V}$
$\pm 50 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$
PDIP
$140^{\circ} \mathrm{C}$

## Recommended Operating Conditions

| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\mathrm{l}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Minimum Input Edge Rate $(\Delta \mathrm{V} / \Delta \mathrm{t})$ |  |
| $\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2.0 V |  |
| $\mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT ${ }^{\text {TM }}$ circuits outside databook specifications.

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Minimum High Level Input Voltage | $\begin{gathered} \hline 4.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{IL}$ | Maximum Low Level Input Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & \hline 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \hline 4.4 \\ & 5.4 \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{OL}$ | Maximum Low Level Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{l}_{\mathrm{OL}}=-24 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OL}}=-24 \mathrm{~mA}(\text { Note } 2) \\ & \hline \end{aligned}$ |
| $\overline{I_{N}}$ | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{l}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| $\overline{\text { OZT }}$ | Maximum I/O Leakage Current | 5.5 |  | $\pm 0.3$ | $\pm 3.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| $\overline{I_{\text {CCT }}}$ | Maximum ICC/Input | 5.5 | 0.6 |  | 1.5 | mA | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |
| IoLD | Minimum Dynamic | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| TOHD | Output Current (Note 3) | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ${ }_{\text {ICC }}$ | Maximum Quiescent Supply Current | 5.5 |  | 4.0 | 40.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ or GND |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. |  |  |  |  |  |  |  |

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> （V） <br> （Note 4） | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Input Frequency | 5.0 | 120 | 125 |  | 110 |  | MHz |
| ${ }_{\text {tpLH }}$ | Propagation Delay CP to $Q_{0}$ or $Q_{7}$ | 5.0 | 5.0 | 9.0 | 12.5 | 4.0 | 14.0 | ns |
| $\overline{t_{\text {PHL }}}$ | Propagation Delay $C P$ to $Q_{0}$ or $Q_{7}$ | 5.0 | 5.0 | 9.0 | 13.5 | 4.5 | 15.0 | ns |
| $\overline{t_{\text {PL }}}$ | Propagation Delay CP to $1 / \mathrm{O}_{\mathrm{n}}$ | 5.0 | 5.0 | 8.5 | 12.5 | 4.5 | 14.5 | ns |
| $\overline{t_{\text {PHL }}}$ | Propagation Delay CP to $I / O_{n}$ | 5.0 | 6.0 | 10.0 | 14.5 | 5.0 | 16.0 | ns |
| ${ }_{\text {tpZH }}$ | Output Enable Time | 5.0 | 3.5 | 7.5 | 11.0 | 3.0 | 12.5 | ns |
| ${ }_{\text {tPZL }}$ | Output Enable Time | 5.0 | 3.5 | 7.5 | 11.5 | 3.0 | 13.0 | ns |
| $t_{\text {tehz }}$ | Output Disable Time | 5.0 | 4.0 | 8.5 | 12.5 | 3.0 | 13.5 | ns |
| tpLz | Output Disable Time | 5.0 | 3.0 | 8.0 | 11.5 | 2.5 | 12.5 | ns |

AC Operating Requirements

| Symbol | Parameter | $\mathrm{v}_{\mathrm{cc}}$ <br> （V） <br> （Note 5） | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ |  | nteed Minimum |  |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time，HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to $C P$ | 5.0 | 2.0 | 5.0 | 5.0 | ns |
| $t_{\text {H }}$ | Hold Time，HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to $C P$ | 5.0 | 0 | 1.5 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time，HIGH or LOW $\mathrm{I} / \mathrm{O}_{\mathrm{n}}, \mathrm{DS}_{0}, \mathrm{DS}_{7}$ to CP | 5.0 | 1.0 | 4.0 | 4.5 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time，HIGH or LOW I／ $\mathrm{O}_{\mathrm{n}}, \mathrm{DS}_{0}, \mathrm{DS}_{7}$ to CP | 5.0 | 0 | 1.0 | 1.0 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Setup Time，HIGH or LOW $\overline{\mathrm{SR}}$ to CP | 5.0 | 1.0 | 2.5 | 2.5 | ns |
| $t_{H}$ | Hold Time，HIGH or LOW $\overline{\mathrm{SR}}$ to CP | 5.0 | 0 | 1.0 | 1.0 | ns |
| $t_{\text {W }}$ | CP Pulse Width <br> HIGH or LOW | 5.0 | 2.0 | 4.0 | 4.5 | ns |

Note 5：Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Capacitance

| Symbol | Parameter | Typ | Units |  |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{I N}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=\mathrm{OPEN}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 170 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

74ACT323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
Physical Dimensions inches (millimeters) unless otherwise noted


## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
[^0]
[^0]:    Fairchild does not assume any responsibility for use of ary circuitry described, no circuit patert licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

