

© 1999 Fairchild Semiconductor Corporation DS009787.prf

Functional Description

The ACT323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\mathsf{SR}}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All

Mode Select Table

other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either $\overline{\text{OE}}_1$ or $\overline{\text{OE}}_2$ disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

	Inp	outs		Response
SR	S ₁	S ₀	СР	
L	Х	Х	~	Synchronous Reset; Q ₀ –Q ₇ = LOW
н	н	н	~	Parallel Load; I/O _n →Q _n
н	L	н	~	Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc. Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
н	н	L	~	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
н	L	L	Х	Hold

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

_ = LOW-to-HIGH Clock Transition



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V	F
DC Input Diode Current (I _{IK})		F
$V_1 = -0.5V$	–20 mA	Ċ
$V_{I} = V_{CC} + 0.5V$	+20 mA	
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$;
DC Output Diode Current (I _{OK})		
$V_0 = -0.5V$	–20 mA	(
$V_{O} = V_{CC} + 0.5V$	+20 mA	(
DC Output Voltage (V _O)	–0.5V to V $_{CC}$ + 0.5V	I
DC Output Source or		
Sink Current (I _O)	±50 mA	
DC V _{CC} or Ground Current		No to
Per Output Pin (I _{CC} or I _{GND})	±50 mA	0
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	su re

Junction Temperature (T_J) PDIP

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics


Symbol	Parameter	V _{cc}	T _A =	+ 25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
		(V)	Typ Gu		aranteed Limits			
VIH	Minimum High Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0		or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8		or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	I _{OH} = -24 mA	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum Low Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = -24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = -24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$	
	Leakage Current							
OZT	Maximum I/O	5.5		±0.3	±3.0	μΑ	$V_{I/O} = V_{CC} \text{ or } GND$	
	Leakage Current						$V_{IN}=V_{IH},\ V_{IL}$	
сст	Maximum I _{CC} /Input	5.5	0.6	1	1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5		1	-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

		V _{cc}		T _A = 25°	С	T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C _L =	$C_L = 50 \ pF$	
		(Note 4)) Min	Тур	Max	Min	Max	
max	Maximum Input Frequency	5.0	120	125		110		MHz
t _{PLH}	Propagation Delay	5.0	5.0	9.0	12.5	4.0	14.0	ns
	CP to Q ₀ or Q ₇							
PHL	Propagation Delay	5.0	5.0	9.0	13.5	4.5	15.0	ns
	CP to Q ₀ or Q ₇							
PLH	Propagation Delay	5.0	5.0	8.5	12.5	4.5	14.5	ns
	CP to I/O _n							
PHL	Propagation Delay	5.0	6.0	10.0	14.5	5.0	16.0	ns
	CP to I/O _n							
PZH	Output Enable Time	5.0	3.5	7.5	11.0	3.0	12.5	ns
PZL	Output Enable Time	5.0	3.5	7.5	11.5	3.0	13.0	ns
PHZ	Output Disable Time	5.0	4.0	8.5	12.5	3.0	13.5	ns
PLZ	Output Disable Time ge Range 5.0 is 5.0V ±0.5V	5.0	3.0	8.0	11.5	2.5	12.5	ns
			(V) (Note 5)	V _{CC} = Typ		V _{CC} = +		
s	Setup Time, HIGH or LOW		5.0	2.0	5.0	5.0	, iii	ns
			0.0	2.0	0.0	0.0		
	S₀ or S₁ to CP							
tu .	S_0 or S_1 to CP Hold Time, HIGH or LOW		5.0	0	1.5	1.5		ns
^t H	Hold Time, HIGH or LOW		5.0	0	1.5	1.5		ns
	Hold Time, HIGH or LOW S_0 or S_1 to CP							
	Hold Time, HIGH or LOW S_0 or S_1 to CP Setup Time, HIGH or LOW		5.0	0	1.5	1.5		ns
ts	Hold Time, HIGH or LOW S_0 or S_1 to CP Setup Time, HIGH or LOW I/O_n , DS ₀ , DS ₇ to CP							
ts	$\begin{array}{c} \mbox{Hold Time, HIGH or LOW} \\ \mbox{S}_0 \mbox{ or S}_1 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{I/O}_n, \mbox{DS}_0, \mbox{DS}_7 \mbox{ to CP} \\ \mbox{Hold Time, HIGH or LOW} \end{array}$		5.0	1.0	4.0	4.5		ns
ts t _H	Hold Time, HIGH or LOW S_0 or S_1 to CP Setup Time, HIGH or LOW I/O_n , DS ₀ , DS ₇ to CP		5.0	1.0	4.0	4.5		ns
ts t _H	$\begin{tabular}{ c c c c c } \hline Hold Time, HIGH or LOW \\ \hline S_0 \ or \ S_1 \ to \ CP \\ \hline Setup Time, HIGH or LOW \\ \hline I/O_n, \ DS_0, \ DS_7 \ to \ CP \\ \hline Hold Time, HIGH or LOW \\ \hline I/O_n, \ DS_0, \ DS_7 \ to \ CP \\ \hline Setup Time, HIGH or LOW \\ \hline \end{tabular}$		5.0	1.0	4.0	4.5		ns ns
tu ts tu ts	$\begin{tabular}{ c c c c c } \hline Hold Time, HIGH or LOW \\ \hline S_0 \ or \ S_1 \ to \ CP \\ \hline Setup Time, HIGH or LOW \\ \hline I/O_n, DS_0, DS_7 \ to \ CP \\ \hline Hold Time, HIGH or LOW \\ \hline I/O_n, DS_0, DS_7 \ to \ CP \\ \hline Setup Time, HIGH or LOW \\ \hline \overline{SR} \ to \ CP \\ \hline \end{tabular}$		5.0 5.0 5.0	1.0 0 1.0	4.0	4.5		ns ns ns
ts t _H	$\begin{tabular}{ c c c c c } \hline Hold Time, HIGH or LOW \\ \hline S_0 \ or \ S_1 \ to \ CP \\ \hline Setup Time, HIGH \ or \ LOW \\ \hline I/O_n, \ DS_0, \ DS_7 \ to \ CP \\ \hline Hold Time, HIGH \ or \ LOW \\ \hline I/O_n, \ DS_0, \ DS_7 \ to \ CP \\ \hline Setup Time, \ HIGH \ or \ LOW \\ \hline \overline{SR} \ to \ CP \\ \hline Hold Time, \ HIGH \ or \ LOW \\ \hline \end{tabular}$		5.0	1.0	4.0	4.5		ns ns
is iн is	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		5.0 5.0 5.0 5.0	1.0 0 1.0 0	4.0 1.0 2.5 1.0	4.5 1.0 2.5 1.0		ns ns ns
is In Is	$ \begin{array}{c} \mbox{Hold Time, HIGH or LOW} \\ \mbox{S}_0 \mbox{ or S}_1 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{S\overline{R} to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{S\overline{R} to CP} \\ \mbox{CP Pulse Width} \\ \end{array} $		5.0 5.0 5.0	1.0 0 1.0	4.0	4.5		ns ns ns
s H S H	$ \begin{array}{c} \mbox{Hold Time, HIGH or LOW} \\ \mbox{S}_0 \mbox{ or } S_1 \mbox{ to } CP \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to } CP \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to } CP \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{\overline{SR} to } CP \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{\overline{SR} to } CP \\ \mbox{CP Pulse Width} \\ \mbox{HIGH or LOW} \\ \mbox{HIGH or LOW} \\ \end{array} $		5.0 5.0 5.0 5.0	1.0 0 1.0 0	4.0 1.0 2.5 1.0	4.5 1.0 2.5 1.0		ns ns ns
ts ht ts ht tw	$ \begin{array}{c} \mbox{Hold Time, HIGH or LOW} \\ \mbox{S}_0 \mbox{ or S}_1 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{S\overline{R} to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{S\overline{R} to CP} \\ \mbox{CP Pulse Width} \\ \end{array} $		5.0 5.0 5.0 5.0	1.0 0 1.0 0	4.0 1.0 2.5 1.0	4.5 1.0 2.5 1.0		ns ns ns
is iн iн w	$ \begin{array}{c} \mbox{Hold Time, HIGH or LOW} \\ \mbox{S}_0 \mbox{ or S}_1 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{I/O}_n, DS_0, DS_7 \mbox{ to CP} \\ \mbox{Setup Time, HIGH or LOW} \\ \mbox{SR to CP} \\ \mbox{Hold Time, HIGH or LOW} \\ \mbox{SR to CP} \\ \mbox{CP Pulse Width} \\ \mbox{HIGH or LOW} \\ \mbox{gg Range 5.0 is 5.0V \pm 0.5V} \\ \end{array} $		5.0 5.0 5.0 5.0	1.0 0 1.0 0	4.0 1.0 2.5 1.0	4.5 1.0 2.5 1.0		ns ns ns
is in s in w w Note 5: Volta	Hold Time, HIGH or LOW S_0 or S_1 to CP Setup Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Hold Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Setup Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Setup Time, HIGH or LOW SR to CP Hold Time, HIGH or LOW SR to CP CP Pulse Width HIGH or LOW ige Range 5.0 is 5.0V ±0.5V	r	5.0 5.0 5.0 5.0 5.0 5.0	1.0 0 1.0 2.0	4.0 1.0 2.5 1.0	4.5 1.0 2.5 1.0 4.5	Conditions	ns ns ns
із н к м Note 5: Volta Сарас	Hold Time, HIGH or LOW S_0 or S_1 to CP Setup Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Hold Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Setup Time, HIGH or LOW I/O_n , DS_0 , DS_7 to CP Setup Time, HIGH or LOW SR to CP Hold Time, HIGH or LOW SR to CP CP Pulse Width HIGH or LOW ige Range 5.0 is 5.0V ±0.5V	r	5.0 5.0 5.0 5.0	1.0 0 1.0 2.0	4.0 1.0 2.5 1.0 4.0	4.5 1.0 2.5 1.0 4.5	Conditions	ns ns ns

74ACT323



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.