# FAIRCHILD

SEMICONDUCTOR

# MM74HC423A Dual Retriggerable Monostable Multivibrator

# **General Description**

The 74HC423A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken LOW resets the one shot. The MM74HC423A cannot be triggered from clear.

The MM74HC423A is retriggerable. That is, it may be triggered repeatedly while its outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply:  $PW = (R_{EXT}) (C_{EXT})$ ; where PW

is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to  $V_{\rm CC}$  and ground.

### Features

- Typical propagation delay: 40 ns
- Wide power supply range: 2V–6V
- $\blacksquare$  Low quiescent current: 80  $\mu A$  maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- $\blacksquare Simple pulse width formula T = RC$
- $\blacksquare Wide pulse range: 400 ns to <math>\infty (typ)$
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs allow rise and fall times to be as slow as one second


# MM74HC423A Dual Retriggerable Monostable Multivibrator


# **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC423AM (Note 1)	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC423ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC423AMTC (Note 1)	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC423AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagrams**







Note: Pin 6 and Pin 14 must be hard-wired to GND.

© 2004 Fairchild Semiconductor Corporation DS005338

www.fairchildsemi.com



Downloaded from Elcodis.com electronic components distributor



**D POSITIVE EDGE TRIGGER** 

**© RESET PULSE SHORTENING** 

FIGURE 1.

### TRIGGER OPERATION

As shown in Figure 1 and the Logic Diagram before an input trigger occurs, the one-shot is in the quiescent state with the Q output LOW, and the timing capacitor CEXT completely charged to  $V_{\mbox{CC}}.$  When the trigger input A goes from  $V_{CC}$  to GND (while inputs B and clear are held to  $V_{CC})$  a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N11. At the same time the output latch is set. With transistor N1 on, the capacitor C<sub>EXT</sub> rapidly discharges toward GND until  $\mathrm{V}_{\mathrm{REF1}}$  is reached. At this point the output of comparator C1 changes state and transistor N1 turns OFF. Comparator C1 then turns OFF while at the same time comparator C2 turns on. With transistor N1 OFF, the capacitor  $\mathrm{C}_{\mathrm{EXT}}$  begins to charge through the timing resistor,  $R_{\text{EXT}}$  , toward  $V_{\text{CC}}.$  When the voltage across C<sub>EXT</sub>equals V<sub>REF2</sub>, comparator C2 changes state causing the output latch to reset (Q goes LOW) while at the same time disabling comparator C2. This ends the timing cycle with the one-shot in the quiescent state, waiting for the next triager.

A valid trigger is also recognized when trigger input B goes from GND to  $V_{CC}$  (while input A is at GND and input clear is at V<sub>CC</sub>2.)

It should be noted that in the quiescent state  $C_{\text{EXT}} \text{is fully}$ charged to  $V_{CC}$  causing the current through resistor  $R_{EXT}$ to be zero. Both comparators are "OFF" with the total device current due only to reverse junction leakages. An added feature of the MM74HC423A is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of  $C_{EXT}$ ,  $R_{EXT}$ , or the duty cycle of the input waveform.

### **RETRIGGER OPERATION**

The MM74HC423A is retriggered if a valid trigger occurs 3 followed by another trigger 4 before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin or has begun to rise from  $V_{\mathsf{REF1}},$  but has not yet reached  $V_{\mathsf{REF2}},$  will cause an increase in output pulse width T. When a valid retrigger is initiated 4, the voltage at the  $\rm R/C_{\rm EXT}$  pin will again drop to V<sub>REF1</sub> before progressing along the RC charging curve toward  $V_{\mbox{\scriptsize CC}}.$  The Q output will remain high until time T, after the last valid retrigger.

Because the trigger-control circuit flip-flop resets shortly after  $C_X$  has discharged to the reference voltage of the lower reference circuit, the minimum retrigger time, trr is a function of internal propagation delays and the discharge time of C<sub>x</sub>:

$$t_{rr} = 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256 \, V_{CC}) \, C_X}{(V_{CC} - 0.7)^2} \, \text{ns}$$

Another removal/retrigger time occurs when a short clear pulse is used. Upon receipt of a clear, the one shot must charge the capacitor up to the upper trip point before the one shot is ready to receive the next trigger. This time is dependent on the capacitor used and is approximately:

$$t_{rr} = 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256 \ V_{CC}) \ C_X}{(V_{CC} - 0.7)^2} \, \text{ns}$$


3

**MM74HC423A** 

# Theory of Operation (Continued) RESET OPERATION

These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to  $V_{CC}$  by turning on transistor Q1 5. When the voltage on the capacitor reaches  $V_{REF2}$ , the reset latch will clear and then be ready to accept another pulse. If the

clear input is held LOW, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.



www.fairchildsemi.com

# Absolute Maximum Ratings(Note 2)

# Recommended Operating Conditions

(Note 3)	-
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5V to V <sub>CC</sub> $+1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current,	
per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
(V <sub>IN</sub> , V <sub>OUT</sub> )			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Maximum Input Rise and Fall Time			
(Clear Input)			
$V_{CC} = 2.0V$		1000	ns

MM74HC423A

 $\begin{array}{ccc} V_{CC}=4.5V & 500 & ns \\ V_{CC}=6.0V & 400 & ns \end{array}$  Note 2: Maximum Ratings are those values beyond which damage to the

device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground. Note 4: Power Dissipation Temperature Derating: Plastic "N" Package: – 12mW/°C from 65°C to 85°C.

# DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40$ to 85°C $T_A = -55$ to 12		Units
Symbol				Тур		Guaranteed L	imits	Units
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	
VIL	Maximum LOW Level		2.0V		0.3	0.3	0.3	
	Input Voltage		4.5V		0.9	0.9	0.9	V
			6.0V		1.2	1.2	1.2	
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$	1					
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	
			4.5V	4.5	4.4	4.4	4.4	
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	ľ					
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V		3.96	3.84	3.7	
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V		5.46	5.34	5.2	
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$	l					
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	
			4.5V	0	0.1	0.1	0.1	
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$				İ		
		$ I_{OUT}  \le 4 \text{ mA}$	4.5V		0.26	0.33	0.4	
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V		0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	5.0V		0.5	5.0	5.0	μΑ
	(Pins 7, 15)							
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
	(all other pins)							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μΑ
	Supply Current (standby)	$I_{OUT} = 0 \ \mu A$						
I <sub>CC</sub>	Maximum Active Supply	$V_{IN} = V_{CC}$ or GND	2.0V	36	80	110	130	μA
	Current (per	$R/C_{EXT} = 0.5V_{CC}$	4.5V	0.33	1.0	1.3	1.6	mA
	monostable)		6.0V	0.7	2.0	2.6	3.2	mA

Note 5: For a power supply of 5V  $\pm$ 10% the worst-case output voltages (V<sub>OL</sub>, V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

www.fairchildsemi.com

◄
ŝ
2
4
Ú
Т
4
~
~
2
5
~

# AC Electrical Characteristics


Symbol	Parameter	Conditions	Тур	Guatanteed Limit	Units	
t <sub>PLH</sub>	Maximum Trigger Propagation Delay,		22	33	ns	
	A, B to Q					
t <sub>PHL</sub>	Maximum Trigger Propagation Delay,		25	42	ns	
	A, B to $\overline{Q}$					
t <sub>PHL</sub>	Maximum Propagation Delay,		20	27	ns	
	Clear to Q					
t <sub>PLH</sub>	Maximum Propagation Delay,		22	33	ns	
	Clear to Q					
t <sub>W</sub>	Minimum Pulse Width, A, B or Clear		14	26	ns	
t <sub>REM</sub>	Minimum Clear Removal Time			0	ns	
t <sub>WQ(MIN)</sub>	Minimum Output Pulse Width	C <sub>EXT</sub> = 28 pF	400		ns	
		$R_{EXT} = 2 k\Omega$				
t <sub>WQ</sub>	Output Pulse Width	C <sub>EXT</sub> = 1000 pF	10		μs	
		$R_{EXT} = 10 \ k\Omega$				

# **AC Electrical Characteristics**

 $C_L = 50 \text{ pF } t_r = t_f = 6 \text{ ns}$  (Unless otherwise specified)


Symbol	Parameter	Conditions		v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40$ to 85°C $T_A = -55$ to 125°		Units
Symbol	Faianetei				Тур		Guaranteed Limits		Units
t <sub>PLH</sub>	Maximum Trigger Propagation			2.0V	77	169	194	210	
	Delay, A or B to Q			4.5V	26	42	51	57	ns
				6.0V	21	32	39	44	
t <sub>PHL</sub>	Maximum Trigger Propagation			2.0V	88	197	229	250	
	Delay, A or B to Q			4.5V	29	48	60	67	ns
				6.0V	24	38	46	51	
t <sub>PHL</sub>	Maximum Propagation			2.0V	54	114	132	143	
	Delay, Clear to Q			4.5V	23	34	41	45	ns
				6.0V	19	28	33	36	
t <sub>PLH</sub>	Maximum Propagation			2.0V	56	116	135	147	
	Delay, Clear to Q			4.5V	25	36	42	46	ns
				6.0V	20	29	34	37	
t <sub>W</sub>	Minimum Pulse Width			2.0V	57	123	144	157	
	A, B, Clear			4.5V	17	30	37	42	ns
				6.0V	12	21	27	30	
t <sub>REM</sub>	Minimum Clear			2.0V	0	0	0	0	
	Removal Time			4.5V	0	0	0	0	ns
				6.0V	0	0	0	0	
t <sub>WQ</sub>	Output Pulse Width	$C_{EXT} = 0.1  \mu F$	Min	5.0V	1	0.9	0.86	0.85	ms
		$R_{EXT} = 10 \ k\Omega$							
			Max	5.0V	1	1.1	1.14	1.15	ms
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise			2.0V	30	75	95	110	
	and Fall Time			4.5V	8	15	19	22	ns
				6.0V	7	13	16	19	
C <sub>PD</sub>	Power Dissipation				83				pF
	Capacitance (Note 6)								
C <sub>IN</sub>	Maximum Input				12	20	20	20	pF
	Capacitance (Pins 7 & 15)								
CIN	Maximum Input				6	10	10	10	pF
	Capacitance (other inputs)								

Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



www.fairchildsemi.com

7



www.fairchildsemi.com

8

