

## 74VCXH162373

### Low Voltage 16-Bit Transparent Latch with Bushold and 26Ω Series Resistors in Outputs

#### General Description

The VCXH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the outputs are in a high impedance state.

The VCXH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The VCXH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address driver, clock drivers and bus transceivers/transmitters.

The 74VCXH162373 is designed for low voltage (1.4V to 3.6V)  $V_{CC}$  applications with output compatibility up to 3.6V.

The 74VCXH162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features


- 1.4V to 3.6V  $V_{CC}$  supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- 26Ω series resistors in outputs
- $t_{PD}$  ( $I_n$  to  $O_n$ )
  - 3.3 ns max for 3.0V to 3.6V  $V_{CC}$
- Static Drive ( $I_{OH}/I_{OL}$ )
  - $\pm 12$  mA @ 3.0V  $V_{CC}$
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V

#### Ordering Code:

Ordering Number	Package Number	Package Description
74VCXH162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXH162373MTX (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.


#### Logic Symbol



#### Pin Descriptions

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
$LE_n$	Latch Enable Input
$I_0-I_{15}$	Bushold Inputs
$O_0-O_{15}$	Outputs

## Connection Diagram



## Truth Tables

Inputs		Outputs	
LE <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> -I <sub>7</sub>	O <sub>0</sub> -O <sub>7</sub>
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O <sub>0</sub>

Inputs		Outputs	
LE <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O <sub>0</sub>


H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial (HIGH or LOW, control inputs may not float)  
 Z = High Impedance  
 O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable

## Functional Description

The 74VCXH162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the I<sub>n</sub> input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE<sub>n</sub>. The 3-STATE outputs are controlled by the Output Enable (OE<sub>n</sub>) input. When OE<sub>n</sub> is LOW the standard outputs are in the 2-state mode. When OE<sub>n</sub> is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

its I input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE<sub>n</sub>. The 3-STATE outputs are controlled by the Output Enable (OE<sub>n</sub>) input. When OE<sub>n</sub> is LOW the standard outputs are in the 2-state mode. When OE<sub>n</sub> is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74VCXH162373

**Absolute Maximum Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ )	-0.5V to +4.6V
DC Input Voltage ( $V_I$ )	-0.5V to 4.6V
Output Voltage ( $V_O$ )	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 3)	-0.5V to $V_{CC}$ +0.5V
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$	-50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0V$	-50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ )	±50 mA
DC $V_{CC}$ or GND Current per Supply Pin ( $I_{CC}$ or GND)	±100 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C

**Recommended Operating  
Conditions** (Note 4)

Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to $V_{CC}$
Output Voltage ( $V_O$ )	
Output in Active States	0V to $V_{CC}$
Output in 3-STATE	0.0V to 3.6V
Output Current in $I_{OH}/I_{OL}$	
$V_{CC} = 3.0V$ to 3.6V	±12 mA
$V_{CC} = 2.3V$ to 2.7V	±8 mA
$V_{CC} = 1.65V$ to 2.3V	±3 mA
$V_{CC} = 1.4V$ to 1.6V	±1 mA
Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

**Note 2:** The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:**  $I_O$  Absolute Maximum Rating must be observed.

**Note 4:** Floating or unused control inputs must be held HIGH or LOW.

**DC Electrical Characteristics**

Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6	2.0 1.6 0.65 x $V_{CC}$ 0.65 x $V_{CC}$		V
$V_{IL}$	LOW Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6		0.8 0.7 0.35 x $V_{CC}$ 0.35 x $V_{CC}$	V
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -6 mA$ $I_{OH} = -8 mA$ $I_{OH} = -12 mA$	2.7 - 3.6 2.7 3.0 3.0	$V_{CC} - 0.2$ 2.2 2.4 2.2		
		$I_{OH} = -100 \mu A$ $I_{OH} = -4 mA$ $I_{OH} = -6 mA$ $I_{OH} = -8 mA$	2.7 - 3.6 2.3 2.3 2.3	$V_{CC} - 0.2$ 2.0 1.8 1.7		
		$I_{OH} = -100 \mu A$ $I_{OH} = -3 mA$	1.65 - 2.3 1.65	$V_{CC} - 0.2$ 1.25		
		$I_{OH} = -100 \mu A$ $I_{OH} = -1 mA$	1.4 - 1.6 1.4	$V_{CC} - 0.2$ 1.05		

## DC Electrical Characteristics (Continued)

Symbol	Parameter		Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage		I <sub>OL</sub> = 100 µA	2.7 - 3.6		0.2	V
			I <sub>OL</sub> = 6 mA	2.7		0.4	
			I <sub>OL</sub> = 8 mA	3.0		0.55	
			I <sub>OL</sub> = 12 mA	3.0		0.8	
			I <sub>OL</sub> = 100 µA	2.3 - 2.7		0.2	
			I <sub>OL</sub> = 6 mA	2.3		0.4	
			I <sub>OL</sub> = 8 mA	2.3		0.6	
			I <sub>OL</sub> = 100 µA	1.65 - 2.3		0.2	
			I <sub>OL</sub> = 3 mA	1.65		0.3	
			I <sub>OL</sub> = 100 µA	1.4 - 1.6		0.2	
			I <sub>OL</sub> = 1 mA	1.4		0.35	
I <sub>I</sub>	Input Leakage Current	Control Pins	0 ≤ V <sub>I</sub> ≤ 3.6V	1.4 - 3.6		±5.0	µA
		Data Pins	V <sub>I</sub> = V <sub>CC</sub> or GND	1.4 - 3.6		±5.0	µA
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive Hold Current		V <sub>IN</sub> = 0.8V	3.0	75		µA
			V <sub>IN</sub> = 2.0V	3.0	-75		
			V <sub>IN</sub> = 0.7V	2.3	45		
			V <sub>IN</sub> = 1.6V	2.3	-45		
			V <sub>IN</sub> = 0.57V	1.65	25		
			V <sub>IN</sub> = 1.07V	1.65	-25		
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		(Note 5) (Note 6)	3.6 3.6	450 -450		µA
			(Note 5) (Note 6)	2.7 2.7	300 -300		
			(Note 5) (Note 6)	1.95 1.95	200 -200		
			(Note 5) (Note 6)	3.6 3.6	450 -450		
I <sub>OZ</sub>	3-STATE Output Leakage		0 ≤ V <sub>O</sub> ≤ 3.6V V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.4 - 3.6		±10	µA
I <sub>OFF</sub>	Power-OFF Leakage Current		0 ≤ (V <sub>O</sub> ) ≤ 3.6V	0		10	µA
I <sub>CC</sub>	Quiescent Supply Current		V <sub>I</sub> = V <sub>CC</sub> or GND V <sub>CC</sub> ≤ (V <sub>O</sub> ) ≤ 3.6V (Note 7)	1.4 - 3.6 1.4 - 3.6		20 ±20	µA
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input		V <sub>IH</sub> = V <sub>CC</sub> - 0.6V	2.7 - 3.6		750	µA

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: Outputs disabled or 3-STATE only.

**AC Electrical Characteristics** (Note 8)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = -40^\circ C$ to $+85^\circ C$		Units	Figure Number
			(V)	Min	Max		
$t_{PHL}$ $t_{PLH}$	Propagation Delay $I_h$ to $O_n$	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.3	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.5		
		$C_L = 30 \text{ pF}, R_L = 2\text{k}\Omega$	$1.8 \pm 0.15$	1.5	9.0	ns	Figures 7, 8
			$1.5 \pm 0.1$	1.0	18.0		
$t_{PHL}$ $t_{PLH}$	Propagation Delay $LE$ to $O_n$	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.6	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.9		
		$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	1.5	9.8	ns	Figures 7, 8
			$1.5 \pm 0.1$	1.0	19.6		
$t_{PZL}$ $t_{PZH}$	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.9	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	5.4		
		$C_L = 30 \text{ pF}, R_L = 2\text{k}\Omega$	$1.8 \pm 0.15$	1.5	9.8	ns	Figures 7, 9, 10
			$1.5 \pm 0.1$	1.0	19.6		
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	4.0	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.4		
		$C_L = 30 \text{ pF}, R_L = 2\text{k}\Omega$	$1.8 \pm 0.15$	1.5	7.9	ns	Figures 7, 9, 10
			$1.5 \pm 0.1$	1.0	15.8		
$t_S$	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5		ns	Figure 6
			$2.5 \pm 0.2$	1.5			
		$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	2.5		ns	Figure 6
			$1.5 \pm 0.1$	3.0			
$t_H$	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.0		ns	Figure 6
			$2.5 \pm 0.2$	1.0			
		$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	1.0		ns	Figure 6
			$1.5 \pm 0.1$	2.0			
$t_W$	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5		ns	Figure 5
			$2.5 \pm 0.2$	1.5			
		$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	4.0		ns	Figure 5
			$1.5 \pm 0.1$	4.0			
$t_{OSHL}$ $t_{OSLH}$	Output to Output Skew (Note 9)	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5	ns	
			$2.5 \pm 0.2$		0.5		
		$C_L = 30 \text{ pF}, R_L = 2\text{k}\Omega$	$1.8 \pm 0.15$		0.75	ns	
			$1.5 \pm 0.1$		1.5		

Note 8: For  $C_L = 50\text{pF}$ , add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).


## Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
				Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	0.15	V
			2.5	0.25	
			3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	-0.15	V
			2.5	-0.25	
			3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	1.55	V
			2.5	2.05	
			3.3	2.65	

## Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C	Units
			Typical	
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 1.8V, 2.5V or 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub>	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , f = 10 MHz, V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	pF

### AC Loading and Waveforms ( $V_{CC}$ 3.3V ± 0.3V to 1.8V ± 0.15V)



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PLZ}, t_{PLZ}$	6V at $V_{CC} = 3.3V \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15V$
$t_{PZH}, t_{PHZ}$	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and tREC Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	$V_{CC}$		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
$V_{mi}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_{mo}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
$V_Y$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

### AC Loading and Waveforms ( $V_{CC} 1.5V \pm 0.1V$ )



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$	$V_{CC} \times 2$ at $V_{CC} = 1.5 \pm 0.1V$
$t_{PZH}, t_{PHZ}$	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic

Symbol	$V_{CC}$
	$1.5V \pm 0.1V$
$V_{mi}$	$V_{CC}/2$
$V_{mo}$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.1V$
$V_Y$	$V_{OH} - 0.1V$

### Physical Dimensions inches (millimeters) unless otherwise noted



MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)