74ACTQ841 Quiet Series™ 10-Bit Transparent Latch with 3-STATE Outputs

# FAIRCHILD

SEMICONDUCTOR

# 74ACTQ841 Quiet Series<sup>™</sup> 10-Bit Transparent Latch with 3-STATE Outputs

#### **General Description**

The ACTQ841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 841 is a 10-bit transparent latch, a 10-bit version of the 373. The ACTQ841 utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

#### **Features**

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors

0


۰0,

Description

- Improved latch-up immunity
- Outputs source/sink 24 mA
- Has TTL-compatible inputs

### **Ordering Code:**

		-				
Order Number	Package Number	Package Description				
74ACTQ841SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74ACTQ841SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.						



© 2000 Fairchild Semiconductor Corporation DS010688 www.fairchildsemi.com

**Connection Diagram** 

#### **Functional Description**

The ACTQ841 consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition.

On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

### **Function Table**


	Inputs			Output	<b>F</b> our etien	
OE	LE	D	Q	0	Function	
Х	Х	Х	Х	Z	High Z	
н	н	L	L	Z	High Z	
н	н	н	н	Z	High Z	
н	L	Х	NC	Z	Latched	
L	н	L	L	L	Transparent	
L	н	н	н	н	Transparent	
L	L	Х	NC	NC	Latched	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

NC = No Change

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

2

# Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	– 20 mA
$V_I = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-$ 0.5V to $V_{CC}$ + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	– 20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-$ 0.5V to $V_{CC}$ + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	± 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source	
or Sink Current	$\pm$ 300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACTQ841

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

# **DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
	Parameter	(V) Typ		Guaranteed Limits			Conditions	
	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>ОН</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4			
	Output Voltage	5.5	5.49	5.4	5.4	V	$I_{OUT} = -50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = - 24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	$100T = 30 \mu M$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = -24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = - 24 mA (Note 2)	
	Maximum Input	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC},$	
	Leakage Current	0.0		÷ 0.1	± 1.0		GND	
I <sub>OZ</sub>	Maximum 3-STATE	5.5		± 0.5	± 5.0	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	0.0		± 0.5	± 5.0	μΑ	$V_O = V_{CC}, GND$	
I <sub>CCT</sub> Maximum		5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
	I <sub>CC</sub> /Input	0.0	0.0		1.0	11.0 (	v] - v <sub>CC</sub> - 2.1v	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V \text{ Max}$	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85V$ Min	
I <sub>CC</sub>	Maximum Quiescent	5.5	5.5	8.0	80.0	μΑ	$V_{IN} = V_{CC}$	
	Supply Current	0.0		0.0	0010		or GND	
V <sub>OLP</sub>	Quiet Output	5.0	5.0 1.1	1.5		V	Figures 1, 2	
	Maximum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)	
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figures 1, 2	
	Minimum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)	
V <sub>IHD</sub>	Minimum HIGH Level	5.0	1.9	2.2		v	(Note 4)(Note 6)	
	Dynamic Input Voltage	5.0					(	

# 74ACTQ841

DC Electrical Characteristics (Continued)									
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions		
Cymbol		(V)	Тур		Guaranteed Limits	011110	Conditions		
V <sub>ILD</sub>	Maximum LOW Level	5.0	1.2	0.8		V	(Note 4)(Note 6)		
	Dynamic Input Voltage	5.0	1.2	0.0		v	(11018 4)(11018 0)		

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: PDIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# **AC Electrical Characteristics**

		V <sub>cc</sub>	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	(V)						
		(Note 7)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.0	9.5	2.0	10.0	20
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0	2.5	7.0	9.5	2.0	10.0	ns
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.0	9.5	2.0	10.0	ns
t <sub>PHL</sub>	LE to O <sub>n</sub>	5.0	2.0			2.0		
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	8.5	11.0	2.0	12.0	ns
t <sub>PZL</sub>	OE to On	5.0	2.5	0.0	11.0	2.0	12.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	1.0	0.0	0.0	4.0	0.5	
t <sub>PLZ</sub>	OE to On	5.0	1.0	6.0	9.0	1.0	9.5	ns
t <sub>OSLH</sub>	Output to Output	5.0		0.5	1.0		1.0	ns
t <sub>OSHL</sub>	Skew D <sub>n</sub> to O <sub>n</sub> (Note 8)	5.0		0.5	1.0		1.0	

lote 7: Voltage Range 5.0 is 5.0V ± 0.5V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = + 25 C <sub>L</sub> = 50 pF °C		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 9)	Тур	Guara	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0		3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0		1.5	1.5	ns
t <sub>W</sub>	LE Pulse Width, HIGH	5.0		4.0	4.0	ns

Note 9: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	85.0	pF	V <sub>CC</sub> = 5.0V

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_f = 3$  ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out of a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




FIGURE 2. Simultaneous Switching Test Circuit

