# DM74ALS580A Octal D-Type Transparent Latch with 3-STATE Outputs

### **General Description**

FAIRCHILD

SEMICONDUCTOR

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the DM74ALS580A are transparent D-type latches. While the enable (G) is HIGH the Q outputs will follow the complement of the data (D) inputs. When the enable is taken LOW the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

## Features


- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly

# **Ordering Code:**

Order Number	Package Number	Package Description
DM74ALS580AWM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS580AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devises also available in	Tape and Reel Specify k	w appending the suffix letter "Y" to the ordering code

Devises also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

## **Connection Diagram**






# **Function Table**

Output Control	Enable G	D	Output Q
L	Н	Н	L
L	н	L	н
L	L	Х	$\overline{Q}_0$
н	Х	Х	Z

L = LOW State H = HIGH State X = Don't Care Z = High Impedance State  $\overline{Q}_0$  = Previous Condition of  $\overline{Q}$ 



www.fairchildsemi.com

2

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ <sub>JA</sub>	
N Package	56.0°C/W
M Package	75.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>ОН</sub>	HIGH Level Output Current			-2.6	mA
I <sub>OL</sub>	LOW Level Output Current			24	mA
t <sub>W</sub>	Width of Enable Pulse, HIGH or LOW	15			ns
t <sub>SU</sub>	Data Setup Time (Note 2)	10↓			ns
t <sub>H</sub>	Data Hold Time (Note 2)	10↓			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

Note 2: The ( $\downarrow$ ) arrow indicates the negative edge of the enable is used for reference.

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub> HIGH Level Output Volta		$V_{CC} = 4.5V$	I <sub>OH</sub> = Max	2.4	3.2		V
	Output voitage	$V_{IL} = V_{IL}Max$ $V_{CC} = 4.5V \text{ to } 5.5V$	I <sub>OH</sub> = -400 μA	V <sub>CC</sub> – 2			V
VOL	LOW Level	V <sub>CC</sub> = 4.5V	I <sub>OL</sub> = 12 mA		0.25	0.4	V
	Output Voltage	$V_{IH} = 2V$	I <sub>OL</sub> = 24 mA		0.35	0.5	V
I <sub>I</sub>	Input Current @ Maximum Input Voltage	V <sub>CC</sub> = 5.5V, V <sub>IH</sub> = 7V				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
I <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I <sub>OZH</sub>	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μA
I <sub>OZL</sub>	OFF-State Output Current	$V_{CC} = 5.5V, V_{IH} = 2V$				-20	μA
1	LOW Level Voltage Applied Supply Current	$V_{O} = 0.4V$ $V_{CC} = 5.5V$	Output HIGH		10	17	mA
I <sub>CC</sub>	Supply Cullent	V <sub>CC</sub> = 5.5V Outputs OPEN	Output LOW		10	26	mA
			Output LOW		17	20	mA
			Outputs Disabled		17	29	MA

Downloaded from  $\underline{\text{Elcodis.com}}$  electronic components distributor

over recommended operating free air temperature range							
Symbol	Parameter	Conditions	From	То	Min	Max	Unit
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to $5.5V$ $R_L = 500\Omega$	Data	Any Q	3	18	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	C <sub>L</sub> = 50 pF	Data	Any Q	3	14	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output		Enable	Any Q	8	22	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		Enable	Any Q	8	21	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output		Output Control	Any Q	4	18	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output		Output Control	Any Q	4	18	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	10	ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output		Output Control	Any Q	3	15	ns

www.fairchildsemi.com

