

March 1988 Revised October 2000

# 74F841 10-Bit Transparent Latch

### **General Description**

The 74F841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 74F841 is a 10-bit transparent latch, a 10-bit version of the 74F373.

#### **Features**


■ 3-STATE output

### **Ordering Code:**


Order Number	Package Number	Package Description
74F841SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F841SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Logic Symbols**



## **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation

DS009599

www.fairchildsemi.com

## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
D <sub>0</sub> -D <sub>9</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
O <sub>0</sub> -O <sub>9</sub>	3-STATE Outputs	150/40	−3 mA/24 mA		
ŌĒ	Output Enable Input	1.0/1.0	20 μA/–0.6 mA		
LE	Latch Enable	1.0/1.0	20 μA/-0.6 mA		

### **Functional Description**

The 74F841 device consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition.


On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

#### **Function Table**

	Inputs		Inputs Internal Output		Function		
OE	LE	D	Q	0	Function		
Х	Х	Χ	Х	Z	High Z		
Н	Н	L	L	Z	High Z		
Н	Н	Н	Н	Z	High Z		
Н	L	Χ	NC	Z	Latched		
L	Н	L	L	L	Transparent		
L	Н	Н	Н	Н	Transparent		
L	L	Χ	NC	NC	Latched		
L	Χ	Χ	Н	Н	Preset		
L	X	Χ	L	L	Clear		
L	X	Χ	Н	Н	Preset		
Н	L	Χ	L	Z	Latched		
Н	L	Χ	Н	Z	Latched		

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = HIGH Impedance
- Z = HIGH Impedance NC = No Change

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA
		10% V <sub>CC</sub>	2.4			V	Min	$I_{OH} = -3 \text{ mA}$
		$5\% V_{CC}$	2.7			v v	IVIIII	$I_{OH} = -1 \text{ mA}$
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH				5.0	μА	Max	V <sub>IN</sub> = 2.7V
	Current				3.0	μΑ	IVICA	VIN = 2.7 V
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test			7.0	μΛ	IVIAA	VIN - 7.0 V	
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>
	Leakage Current				30	μΛ	IVIAX	VOUT - VCC
$V_{ID}$	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.73			v v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	V <sub>OUT</sub> = 0.5V
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCZ</sub>	Power Supply Current			69	92	mA	Max	V <sub>O</sub> = HIGH Z


# **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.5		8.0	2.0	9.0	
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>	1.5		6.5	1.5	7.0	ns
t <sub>PLH</sub>	Propagation Delay	5.0		12.0	4.5	13.5	no
t <sub>PHL</sub>	LE to O <sub>n</sub>	2.0		7.5	2.0	8.0	ns
t <sub>PZH</sub>	Output Enable Time	2.5		8.5	2.0	9.5	
$t_{PZL}$	OE to O <sub>n</sub>	2.5		9.0	2.0	10.0	ns
t <sub>PHZ</sub>	Output Disable Time	1.0		6.5	1.0	7.5	
$t_{PLZ}$	OE to O <sub>n</sub>	1.0		6.5	1.0	7.5	

# **AC Operating Requirements**

		T <sub>A</sub> =	+25°C	$T_A = 0$ °C to +70°C		
Symbol	Parameter		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$	
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.5		
t <sub>S</sub> (L)	D <sub>n</sub> to LE	2.0		2.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.5		3.0		115
t <sub>H</sub> (L)	D <sub>n</sub> to LE	3.0		3.5		
t <sub>W</sub> (H)	LE Pulse Width, HIGH	4.0		4.0		ns





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com