FAIRCHILD

SEMICONDUCTOR

74F563 **Octal D-Type Latch with 3-STATE Outputs**

General Description

Features

The 74F563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

This device is functionally identical to the 74F573, but has inverted outputs.

Inputs and outputs on opposite sides of package allowing easy interface with microprocessors ■ Useful as input or output port for microprocessors

April 1988


Revised October 2000

■ Functionally identical to 74F573

Ordering Code:	
----------------	--

	Package Number	Package Description
74F563SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F563SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F563PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Logic Symbols



Connection Diagram

ŌĒ —		\bigcirc		M
05-	1		20	-v _{cc}
D ₀ -	2		19	— ō _o
D1-	3		18	— ō1
D2-	4		17	- ō2
D3-	5		16	-ō3
D4 -	6		15	— ō4
D5-	7		14	— ō ₅
D ₆ —	8		13	— 0 ₆
D7-	9		12	— ō ₇
GND -	10		11	-LE
l				

www.fairchildsemi.com

74F563

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
D ₀ –D ₇	Data Inputs	1.0/1.0	20 µA/–0.6 mA	
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

Functional Description


The 74F563 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table

l	nputs		Internal	Output	Function
OE	LE	D	Q	0	Function
Н	Х	Х	Х	Z	High Z
н	н	L	Н	Z	High Z
н	н	н	L	Z	High Z
н	L	Х	NC	Z	Latched
L	н	L	Н	н	Transparent
L	н	Н	L	L	Transparent
L	L	Х	NC	NC	Latched



X = Immaterial Z = High Impedance NC = No Change



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Mar)

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V 74F563

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max)	twice the rated I_{OL} (mA)

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5					I _{OH} = -1 mA
	Voltage	10% V _{CC}	2.4			v	Min	$I_{OH} = -3 \text{ mA}$
		$5\% V_{CC}$	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH				5.0		Max	(-2.7)
	Current				5.0	μA	IVIAX	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	v _{IN} = 7.00
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΑ	IVIAX	VOUT = VCC
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OZH}	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCL}	Power Supply Current			40	61	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current			40	61	mA	Max	V _O = HIGH Z

3

DC Electrical Characteristics

www.fairchildsemi.com

Symbol	Parameter	V _{CC} = +5.0V		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		V _{CC} = +5.0V		Units	
			C _L = 50 pF		C _L = 50 pF		C _L = 50 pF		
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	3.5		8.5	3.0	10.5	3.0	9.5	ns
t _{PHL}	D_n to \overline{O}_n	2.5		6.5	2.0	7.5	2.0	7.0	110
t _{PLH}	Propagation Delay	4.5		9.5	4.0	11.0	4.0	10.5	ns
t _{PHL}	LE to On	3.0		7.0	2.5	7.5	2.5	7.0	115
t _{PZH}	Output Enable Time	2.0		7.5	2.0	9.5	2.0	9.0	
t _{PZL}		3.0		8.5	2.5	10.0	1.5	9.5	ns
t _{PHZ}	Output Disable Time	1.5		5.5	1.5	7.0	1.5	6.5	115
t _{PLZ}		1.5		5.5	1.5	5.5	1.5	5.5	

AC Operating Requirements

		T _A =	+25°C	$T_A = -55^{\circ}C$	C to +125°C	$T_A = 0^\circ C$	to +70°C		
Symbol	Parameter	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units	
		Min	Max	Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0		20	
t _S (L)	D _n to LE	2.0		2.0		2.0		ns	
t _H (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0			
t _H (L)	D _n to LE	3.0		3.0		3.0		ns	
t _W (H)	LE Pulse Width, HIGH	4.0		4.0		4.0		ns	

www.fairchildsemi.com

