# **5V ECL 9-Bit Latch With Parity**

### Description

The MC10E/100E175 is a 9-bit latch. It also features a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH).

The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity), and using ODDPAR as the byte parity output.

The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level.

### Features

- 9-Bit Latch
- Parity Detection/Generation
- 800 ps Max. D to Output
- Reset
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.5 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range:  $V_{CC} = 0 V$ with  $V_{EE} = -4.2 V$  to -5.5 V
- Internal Input 50 kΩ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 kV, Machine Model; > 200 V Charged Device MOdel; > 2 kV
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level:

#### Pb = 1Pb-Free = 3

- For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V–0 @ 0.125 in,
- Oxygen Index: 28 to 34
- Transistor Count = 416 devices
- Pb–Free Packages are Available\*



### **ON Semiconductor®**


http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

**MARKING DIAGRAM\*** 






\*For additional marking information, refer to Application Note AND8002/D.

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Downloaded from Elcodis.com electronic components distributor



Warning: All V<sub>CC</sub>, V<sub>CCO</sub>, and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 28–Lead Pinout Assignment

Figure 2. Logic Diagram

#### Table 1. PIN DESCRIPTION

PIN	FUNCTION
D <sub>0</sub> – D <sub>8</sub>	ECL Data Inputs
LEN	ECL Latch Enable
MR	ECL Master Reset
Q <sub>0</sub> – Q <sub>8</sub>	ECL Data Outputs
ODDPAR	ECL Parity Output
V <sub>CC</sub> , V <sub>CCO</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect

### Table 2. FUNCTION TABLE

D	EN	MR	Q	ODDPAR
Н	L	L	Н	H if odd no. of Dn HIGH
L	L	L	L	H if odd no. of Dn HIGH
х	н	L	<b>Q</b> <sub>0</sub>	Q <sub>0</sub>
х	Х	Н	L	L

### Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
$V_{EE}$	NECL Mode Power Supply	$V_{CC} = 0 V$		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Table 4. 10E SERIES PECL DC CHARACTERISTICS $V_{CCx}$ = 5.0 V, $V_{EE}$ = 0.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		94	113		94	113		94	113	mA
I <sub>EE</sub>	Power Supply Current		110	132		110	132		110	132	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
V <sub>IH</sub>	Input HIGH Voltage	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V <sub>IL</sub>	Input LOW Voltage	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.3	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.06 V.

2. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2.0 V.

### Table 5. 10E SERIES NECL DC CHARACTERISTICS $V_{CCx} = 0.0 V$ ; $V_{EE} = -5.0 V$ (Note 3)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		110	132	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
V <sub>IH</sub>	Input HIGH Voltage	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V <sub>IL</sub>	Input LOW Voltage	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.06 V.

4. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2.0 V.

### Table 6. 100E SERIES PECL DC CHARACTERISTICS V<sub>CCx</sub> = 5.0 V; V<sub>EE</sub> = 0.0 V (Note 5)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		127	152	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
V <sub>IH</sub>	Input HIGH Voltage	3835	3975	4120	3835	3975	4120	3835	3975	4120	mV
V <sub>IL</sub>	Input LOW Voltage	3190	3355	3525	3190	3355	3525	3190	3355	3525	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary -0.46 V / +0.8 V.

6. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2.0 V.

### Table 7. 100E SERIES NECL DC CHARACTERISTICS $V_{CCx} = 0 V$ ; $V_{EE} = -5.0 V$ (Note 7)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		127	152	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 8)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 8)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage	-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV
V <sub>IL</sub>	Input LOW Voltage	-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary -0.46 V / +0.8 V.

8. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2.0 V.

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Toggle Frequency	700	1100		700	1100		700	1100		MHz
t <sub>PLH</sub>	Propagation Delay to Output										ps
t <sub>PHL</sub>	D to Q	550	800	975	550	800	975	550	800	975	
	D to ODDPAR	950	1400	1600	950	1400	1600	950	1400	1600	
	LEN to Q	525	800	975	525	800	975	525	800	975	
	LEN to ODDPAR	525	800	975	525	800	975	525	800	975	
	MR to Q(t <sub>PHL</sub> )	525	800	975	525	800	975	525	800	975	
	MR to ODDPAR(t <sub>PHL</sub> )	525	800	975	525	800	975	525	800	975	
t <sub>s</sub>	Setup Time										ps
	D (Q)	275	100		275			275			
	D (ODDPAR)	900	700		900			900			
t <sub>h</sub>	Hold Time										ps
	D (Q)	175	-100		175			175			
	D (ODDPAR)	- 300	- 70		- 300			- 300			
t <sub>RR</sub>	Reset Recovery Time	850	600		850	600		850	600		ps
t <sub>SKEW</sub>	Within-Device Skew (Note 10)										ps
	LEN, MR		75			75			75		
	D to Q		75			75			75		
	D to ODDPAR		200			200			200		
t <sub>JITTER</sub>	Random Clock Jitter (RMS)		< 1			< 1			< 1		ps
t <sub>r</sub>	Rise/Fall Times										ps
t <sub>f</sub>	(20 - 80%)	300	500	800	300	500	800	300	500	800	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10 Series: V<sub>EE</sub> can vary -0.46 V / -0.06 V. 100 Series: V<sub>EE</sub> can vary -0.46 V / -0.8 V.

10. Within-device skew is defined as identical transitions on similar paths through a device.




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC10E175FN	PLCC-28	37 Units / Rail
MC10E175FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC10E175FNR2	PLCC-28	500 / Tape & Reel
MC10E175FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel
MC100E175FN	PLCC-28	37 Units / Rail
MC100E175FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC100E175FNR2	PLCC-28	500 / Tape & Reel
MC100E175FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **Resource Reference of Application Notes**

AN1405/D	_	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1672/D	_	The ECL Translator Guide
AND8001/D	_	Odd Number Counters Design
AND8002/D	_	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices
AND8066/D	_	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS



ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use porty to all paplicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

MC10E175/D