# FAIRCHILD

SEMICONDUCTOR

# 74LCX16841 Low Voltage 20-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.

The LCX16841 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

## Features


- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 5.5 ns  $t_{PD}$  max (V<sub>CC</sub> = 3.3V), 20  $\mu$ A I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
- Human body model > 2000V
- Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

## **Ordering Code:**

Order Number	Package Number	Package Description
74LCX16841MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16841MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



#### Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
D <sub>0</sub> -D <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

© 2001 Fairchild Semiconductor Corporation DS012578

## **Connection Diagram**

_		$\bigcirc$		
ŌE <sub>1</sub> —	1		56	- LE1
0 <sub>0</sub> —	2		55	- 0 <sub>0</sub>
o <sub>1</sub> —	3		54	— o <sub>1</sub>
GND —	4		53	— GND
02 -	5		52	- 0 <sub>2</sub>
°3 —	6		51	— 0 <sub>3</sub>
v <sub>cc</sub> —	7		50	— v <sub>cc</sub>
0 <sub>4</sub> —	8		49	— 0 <sub>4</sub>
0 <sub>5</sub> —	9		48	- 0 <sub>5</sub>
o <sub>6</sub> —	10		47	— n <sub>6</sub>
GND —	11		46	— GND
0 <sub>7</sub> —	12		45	— D <sub>7</sub>
0 <sub>8</sub> —	13		44	— 0 <sub>8</sub>
0 <sub>9</sub> —	14		43	— D <sub>9</sub>
0 <sub>10</sub> —	15		42	- 0 <sub>10</sub>
٥, , —	16		41	- 0 <sub>1 1</sub>
0 <sub>12</sub> —	17		40	- D <sub>12</sub>
GND —	18		39	- GND
0 <sub>13</sub> —	19		38	- D <sub>1 3</sub>
0 <sub>14</sub> —	20		37	- 0 <sub>1.4</sub>
0 <sub>15</sub> —	21		36	— D <sub>15</sub>
V <sub>CC</sub> —	22		35	- v <sub>cc</sub>
0 <sub>16</sub> —	23		34	— D <sub>16</sub>
0 <sub>17</sub> —	24		33	- D <sub>17</sub>
GND —	25		32	— GND
C <sub>18</sub> —	26		31	- 0 <sub>1.8</sub>
0 <sub>19</sub> —	27		30	— 0 <sub>19</sub>
OE2 -	28		29	- LE2

#### **Functional Description**

The LCX16841 contains twenty D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable  $(LE_n)$  input is HIGH, data on the  $D_{n}$  enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time

# **Truth Tables**


	Inputs		Outputs
LE <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> –D <sub>9</sub>	0 <sub>0</sub> –0 <sub>9</sub>
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	Х	O <sub>0</sub>
Inputs		Outputs	
LE <sub>2</sub>	OE <sub>2</sub>	D <sub>10</sub> -D <sub>19</sub>	0 <sub>10</sub> –0 <sub>19</sub>
V	н	Х	Z
Х		~	2
х Н	L	L	L
			_

L = LOW Voltage Level X = Immaterial

Z = High Impedance

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW transition of Latch Enable

its D input changes. When  $\mathsf{LE}_n$  is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of  $\mathsf{LE}_n$  . The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



www.fairchildsemi.com

2

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 3)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# Recommended Operating Conditions (Note 4)

Symbol	Parameter		Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V	
		Data Retention	1.5	3.6	v	
VI	Input Voltage		0	5.5	V	
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V	
		3-STATE	0	5.5	v	
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±24		
		$V_{CC} = 2.7V - 3.0V$		±12	mA	
		$V_{CC} = 2.3V - 2.7V$		±8		
Τ <sub>Α</sub>	Free-Air Operating Temperature		-40	85	°C	
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V	

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Cumhal	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	i aidiletei	Conditions	(V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		Ň
V <sub>IL</sub>	LOW Level Input Voltage		2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	1
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		±5.0	μΑ
IOFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{V}$	0		10	μA

www.fairchildsemi.com

74LCX16841

# 74LCX16841

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°	C to +85°C	Units
Cymbol	i alameter	Conditions	(V)	Min	Max	onita
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
		$3.6V \le V_I, V_O \le 5.5V$ (Note 5)	2.3 - 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ
Note E. Oute						

Note 5: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics**

			TA	= -40°C to +	85°C, R <sub>L</sub> = 5	<b>00</b> Ω		
Symbol	Parameter	V <sub>CC</sub> = 3.	$V_{CC}=3.3V\pm0.3V$ $C_L=50\ pF$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$5V \pm 0.2V$	Units
Symbol	Falanetei	C <sub>L</sub> =					C <sub>L</sub> = 30 pF	
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	5.5	1.5	6.0	1.5	6.6	
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	1.5	5.5	1.5	6.0	1.5	6.6	ns
t <sub>PHL</sub>	Propagation Delay	1.5	5.5	1.5	6.5	1.5	6.6	ns
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.5	5.5	1.5	6.5	1.5	6.6	
t <sub>PZL</sub>	Output Enable Time	1.5	6.5	1.5	7.0	1.5	8.5	
t <sub>PZH</sub>		1.5	6.5	1.5	7.0	1.5	8.5	ns
t <sub>PLZ</sub>	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t <sub>PHZ</sub>		1.5	6.5	1.5	7.0	1.5	7.8	115
t <sub>OSHL</sub>	Output to Output Skew (Note 6)		1.0					ns
t <sub>OSLH</sub>			1.0					115
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5		1.5		2.0		ns
t <sub>W</sub>	LE Pulse Width	3.3	1	3.3		3.8		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


# **Dynamic Switching Characteristics**

Symbol	Parameter	eter Conditions		$T_A = 25^{\circ}C$	Units
Gymbol	i alameter	Conditions	(V)	Typical	Onits
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L=30 \text{ pF},  V_{IH}=2.5 \text{V},  V_{IL}=0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	-0.6	v

# Capacitance


Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF

www.fairchildsemi.com




www.fairchildsemi.com


74LCX16841



www.fairchildsemi.com

6





8