## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- $\mathrm{VcC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$, Normal Range
- VCC = 2.7V to 3.6V, Extended Range
- $\mathrm{VcC}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$
- CMOS power levels ( $0.4 \mu \mathrm{~W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package


## DRIVE FEATURES:

- High Output Drivers: $\pm 24 \mathrm{~mA}$
- Suitable for heavy loads


## APPLICATIONS:

- 3.3V high speed systems
- 3.3 V and lower voltage computing systems


## DESCRIPTION:

This 12-bit to 24-bit multiplexed D-type latch is builtusing advanced dual metal CMOS technology. The ALVCH16260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexedfrom, a singledatapath. Typical applicationsincludemultiplexingand/ordemultiplexing address and datainformationin microprocessororbus-interface applications. This device also is useful in memory interleaving applications.
Three 12-bit//O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available foraddress and/ordatatransfer. The output-enable ( $\overline{\mathrm{OE} 1 \mathrm{~B}}, \overline{\mathrm{OE} 2 \mathrm{~B}}$, and $\overline{\mathrm{OEA}})$ inputs control the bus transceiver functions. The $\overline{\mathrm{OE} 1 \mathrm{~B}}$ and $\overline{\mathrm{OE} 2 \mathrm{~B}}$ control signals also allow bank control in the A-to-B direction. Address and/or data information can be stored usingthe internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. Whenthe latch-enable inputis high, the latch is transparent. When the latchenable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.
The ALVCH16260 has been designed with a $\pm 24 \mathrm{~mA}$ output driver. This driveris capable of driving a moderateto heavy load while maintaining speed performance.
The ALVCH16260 has "bus-hold" which retains the inputs' last state whenever the input goes to a highimpedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| VTERM $^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to VCC +0.5 | V |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Iout | DC Output Current | -50 to +50 | mA |
| IIK | Continuous Clamp Current, <br> VI $<0$ or VI > VCC | $\pm 50$ | mA |
| IOK | Continuous Clamp Current, Vo < 0 | -50 | mA |
| ICC <br> ISS | Continuous Current through each <br> VcC or GND | $\pm 100$ | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

CAPACITANCE $\left(T \mathrm{~A}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | 7 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 7 | 9 | pF |
| CI/O | I/O Port Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 7 | 9 | pF |

NOTE:

1. As applicable to the device type.

FUNCTION TABLES(1)
$\mathrm{B}-\mathrm{TO}-\mathrm{A}(\overline{\mathrm{OEB}}=\mathrm{H})$

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 B x$ | $2 B x$ | SEL | LE1B | LE2B | $\overline{0} \bar{E} \bar{A}$ | $A x$ |
| $H$ | $X$ | $H$ | $H$ | $X$ | $L$ | $H$ |
| $L$ | $X$ | $H$ | $H$ | $X$ | $L$ | $L$ |
| $X$ | $X$ | $H$ | $L$ | $X$ | $L$ | $A_{0}^{(2)}$ |
| $X$ | $H$ | $L$ | $X$ | $H$ | $L$ | $H$ |
| $X$ | $L$ | $L$ | $X$ | $H$ | $L$ | $L$ |
| $X$ | $X$ | $L$ | $X$ | $L$ | $L$ | $A_{0}^{(2)}$ |
| $X$ | $X$ | $X$ | $X$ | $X$ | $H$ | $Z$ |

FUNCTION TABLES (CONTINUED)(1)
A-TO-B $(\overline{O E A}=H)$

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ax | LEA1B | LEA2B | OE1B | OE2B | 1Bx | 2 Bx |
| H | H | H | L | L | H | H |
| L | H | H | L | L | L | L |
| H | H | L | L | L | H | $2 \mathrm{~B}_{0}{ }^{(2)}$ |
| L | H | L | L | L | L | $2 \mathrm{~B}_{0}{ }^{(2)}$ |
| H | L | H | L | L | $1 \mathrm{~B}_{0}{ }^{(2)}$ | H |
| L | L | H | L | L | $1 \mathrm{~B}_{0}{ }^{(2)}$ | L |
| X | L | L | L | L | $1 \mathrm{~B}_{0}{ }^{(2)}$ | $2 \mathrm{~B}_{0}{ }^{(2)}$ |
| X | X | X | H | H | Z | Z |
| X | X | X | L | H | Active | Z |
| X | X | X | H | L | Z | Active |
| X | X | X | L | L | Active | Active |

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level
X = Don't Care
Z = High Impedance
2. Output level before the indicated steady-state input conditions were established.

## PIN DESCRIPTION

| Pin Names | I/0 | Description |
| :---: | :---: | :---: |
| Ax(1:12) | I/O | Bidirectional Data Port A. Usually connected to the CPU's address/data bus. ${ }^{(1)}$ |
| $1 \mathrm{Bx}(1: 12)$ | 1/0 | Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ${ }^{(1)}$ |
| $2 \mathrm{Bx}(1: 12)$ | I/O | Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ${ }^{(1)}$ |
| LEA1B | I | Latch Enable Input for A-1B Latch. The latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B. |
| LEA2B | I | Latch Enable Input for A-2B Latch. The latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA2B. |
| LE1B | I | Latch Enable Input for 1B-A Latch. The latch is open when LE1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LE1B. |
| LE2B | I | Latch Enable Input for 2B-A Latch. The latch is open when LE2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LE2B. |
| SEL | I | 1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port. |
| $\bar{O} \bar{E} \bar{A}$ | I | Output Enable for A Port (Active LOW) |
| $\overline{\mathrm{OE}} 1 \overline{\mathrm{~B}}$ | I | Output Enable for 1B Port (Active LOW) |
| $\overline{\mathrm{O}} \mathrm{E} 2 \mathrm{~B}$ | I | Output Enable for 2B Port (Active LOW) |

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Condition: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. ${ }^{1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage Level | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V |  | 1.7 | - | - | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6V |  | 2 | - | - |  |
| VIL | Input LOW Voltage Level | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V |  | - | - | 0.7 | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6V |  | - | - | 0.8 |  |
| IIH | Input HIGH Current | $\mathrm{Vcc}=3.6 \mathrm{~V}$ | $\mathrm{VI}=\mathrm{Vcc}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{VcC}=3.6 \mathrm{~V}$ | VI = GND | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { IozH } \\ & \text { IozL } \end{aligned}$ | High Impedance Output Current (3-State Output pins) | $\mathrm{Vcc}=3.6 \mathrm{~V}$ | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=\mathrm{GND}$ | - | - | $\pm 10$ |  |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=2.3 \mathrm{~V}, \mathrm{lin}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| VH | Input Hysteresis | $\mathrm{VCC}=3.3 \mathrm{~V}$ |  | - | 100 | - | mV |
| $\begin{aligned} & \hline \mathrm{ICCL} \\ & \mathrm{ICCH} \\ & \mathrm{ICCZ} \end{aligned}$ | Quiescent Power Supply Current | $\begin{aligned} & \hline \mathrm{VCC}=3.6 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.1 | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current Variation | One input at Vcc - 0.6 V , other inputs at Vcc or GND |  | - | - | 750 | $\mu \mathrm{A}$ |

NOTE:

1. Typical values are at $\mathrm{Vcc}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ${ }^{(1)}$ | Test Conditions |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IBHH | Bus-Hold InputSustainCurrent | $\mathrm{VCC}=3 \mathrm{~V}$ | $\mathrm{VI}=2 \mathrm{~V}$ | -75 | - | - | $\mu \mathrm{A}$ |
| IBHL |  |  | $\mathrm{VI}=0.8 \mathrm{~V}$ | 75 | - | - |  |
| IBHH | Bus-Hold InputSustainCurrent | $\mathrm{VcC}=2.3 \mathrm{~V}$ | $\mathrm{VI}=1.7 \mathrm{~V}$ | -45 | - | - | $\mu \mathrm{A}$ |
| IBHL |  |  | $\mathrm{VI}=0.7 \mathrm{~V}$ | 45 | - | - |  |
| $\begin{aligned} & \text { IBHHO } \\ & \text { IBHLO } \end{aligned}$ | Bus-Hold Input Overdrive Current | $\mathrm{VCC}=3.6 \mathrm{~V}$ | $\mathrm{VI}=0$ to 3.6 V | - | - | $\pm 500$ | $\mu \mathrm{A}$ |

## NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at $\mathrm{Vcc}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | ParameterOutput HIGH Voltage | Test Conditions ${ }^{(1)}$ |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VoH |  | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 3.6V | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc-0.2 | - | V |
|  |  | $\mathrm{VcC}=2.3 \mathrm{~V}$ | $\mathrm{IOH}=-6 \mathrm{~mA}$ | 2 | - |  |
|  |  | $\mathrm{VCC}=2.3 \mathrm{~V}$ | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 1.7 | - |  |
|  |  | $\mathrm{VCC}=2.7 \mathrm{~V}$ |  | 2.2 | - |  |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ |  | 2.4 | - |  |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 2 | - |  |
| Vol | OutputLOW Voltage | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 3.6 V | $\mathrm{lOL}=0.1 \mathrm{~mA}$ | - | 0.2 | V |
|  |  | $\mathrm{VcC}=2.3 \mathrm{~V}$ | $10 \mathrm{~L}=6 \mathrm{~mA}$ | - | 0.4 |  |
|  |  |  | $\mathrm{lOL}=12 \mathrm{~mA}$ | - | 0.7 |  |
|  |  | $\mathrm{VCC}=2.7 \mathrm{~V}$ | $10 \mathrm{~L}=12 \mathrm{~mA}$ | 二 | 0.4 |  |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $\mathrm{lOL}=24 \mathrm{~mA}$ | - | 0.55 |  |

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. $T A=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

OPERATING CHARACTERISTICS, $\mathbf{T A}=\mathbf{2 5}^{\circ} \mathbf{C}$

| Symbol | Parameter | Test Conditions | $\mathrm{Vcc}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typical | Typical |  |
| CPD | PowerDissipationCapacitanceOutputsenabled | $\mathrm{CL}=0 \mathrm{pF}, \mathrm{f}=10 \mathrm{Mhz}$ | 37 | 41 | pF |
| CPD | PowerDissipationCapacitance Outputs disabled |  | 4 | 7 |  |

## SWITCHING CHARACTERISTICS(1)

| Symbol | Parameter | $\mathrm{Vcc}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ |  | $\mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
|  | PropagationDelay | 1 | 5.4 | - | 5.1 | 1.2 | 4.3 | ns |
| tPHL | Ax to 1Bx or Ax to 2Bx |  |  |  |  |  |  |  |
| tPLH | PropagationDelay | 1 | 5.4 | - | 5.1 | 1.2 | 4.3 | ns |
| tPHL | 1 Bx to Ax or 2Bx to Ax |  |  |  |  |  |  |  |
| tPLH | PropagationDelay | 1 | 5.6 | - | 5.2 | 1 | 4.4 | ns |
| tPHL | LEXB to Ax |  |  |  |  |  |  |  |
| tPLH | PropagationDelay | 1 | 5.6 | - | 5.2 | 1 | 4.4 | ns |
| tPHL | LE1B to 1BX or LEA2B to 2Bx |  |  |  |  |  |  |  |
| tPLH | PropagationDelay | 1 | 6.9 | - | 6.6 | 1.1 | 5.6 | ns |
| tPHL | SEL to Ax |  |  |  |  |  |  |  |
| tPZH | OutputEnable Time | 1 | 6.7 | - | 6.4 | 1 | 5.4 | ns |
| tPZL | $\overline{\mathrm{OEA}}$ to Ax , $\overline{\mathrm{OE} 1 \mathrm{~B}}$ to 1 Bx , or $\overline{\mathrm{OE} 2 \mathrm{~B}}$ to 2 Bx |  |  |  |  |  |  |  |
| tPHZ | OutputDisable Time | 1 | 5.7 | - | 5 | 1.3 | 4.6 | ns |
| tPLZ | $\overline{\mathrm{OEA}}$ to $\mathrm{Ax}, \overline{\mathrm{OE} 1 \mathrm{~B}}$ to 1Bx , or $\overline{\mathrm{OE} 2 \mathrm{~B}}$ to 2Bx |  |  |  |  |  |  |  |
| tsu | Set-up Time, data before LE1B, LE2B, LEA1B, LEA2B | 1.4 | - | 1.1 | - | 1.1 | - | ns |
| H | Hold Time, data after LE1B, LE2B, LEA1B, LEA2B | 1.6 | - | 1.9 | - | 1.5 | - | ns |
| tw | Pulse Width, LE1B, LE2B, LEA1B, or LEA2B HIGH | 3.3 | - | 3.3 | - | 3.3 | - | ns |
| tsk(0) | OutputSkew ${ }^{(2)}$ | - | - | - | - | - | 500 | ps |

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. $T A=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS <br> TEST CONDITIONS

| Symbol | $\mathrm{Vcc}^{(1)} \mathbf{= 3 . 3 V} \pm 0.3 \mathrm{~V}$ | $\mathrm{Vcc}^{(1)} \mathbf{2 . 7 V}$ | $\mathrm{Vcc}^{(2)} \mathbf{=} 2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VLOAD | 6 | 6 | $2 \times \mathrm{Vcc}$ | V |
| V H | 2.7 | 2.7 | Vcc | V |
| V | 1.5 | 1.5 | $\mathrm{Vcc} / 2$ | V |
| VLZ | 300 | 300 | 150 | mV |
| VHz | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |



## Test Circuit for All Outputs

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; tr $\leq 2 \mathrm{~ns}$; tr $\leq 2 \mathrm{~ns}$.

## SWITCH POSITION



Output Skew - tsk(x)

## NOTES:

1. For tsk(0) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.


ALVC Link

## Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


ALVC Link
Set-up, Hold, and Release Times


## Pulse Width

## ORDERING INFORMATION



