

August 1986 Revised April 2000

DM74S51

Dual 2-Wide 2-Input AND-OR-INVERT Gate


General Description

This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function.

Ordering Code:

Order Number	Package Number	Package Description		
DM74S51N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Connection Diagram



Function Table

	Inputs			
Α	В	С	D	Y
Н	Н	Х	Х	L
Х	Х	Н	Н	L
	Н			

 $Y = \overline{AB + CD}$

- H = HIGH Logic Level L = LOW Logic Level
- X = Either LOW or HIGH Logic Level

© 2000 Fairchild Semiconductor Corporation

DS006454

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-1	mA
I _{OL}	LOW Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	HIGH Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$			0.5	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-2	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-40		-100	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max		8.2	17.8	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		14	22	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25$ °C

	Parameter	$R_L = 280\Omega$				
Symbol		C _L = 15 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time	2	5.5	3	8	ns
	LOW-to-HIGH Level Output	_	5.5	3		113
t _{PHL}	Propagation Delay Time	2	5.5	3	8	ns
	HIGH-to-LOW Level Output	2	5.5	3	0	115



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com

3