SEMICONDUCTOR

October 2001 Revised March 2004

NC7SP57 • NC7SP58 TinyLogic® ULP Universal Configurable 2-Input Logic Gates

General Description

The NC7SP57 and the NC7SP58 are Universal Configurable 2-Input Logic Gates from Fairchild's Ultra Low Power (ULP) Series of TinyLogic®. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the V_{CC} operating range of 0.9V to 3.6V. Each device is capable of being configured for 1 of 5 unique 2-input logic functions. Any possible 2-input combinatorial logic function can be implemented as shown in the Function Selection Table. Device functionality is selected by how the device is wired at the board level. Figure 1 through Figure 10 illustrate how to connect the NC7SP57 and NC7SP58 respectively for the desired logic function. All inputs have been implemented with hysteresis.

The internal circuit is composed of a minimum of inverter stages including the output buffer, to enable ultra low dynamic power.

The NC7SP57 and NC7SP58, for lower drive requirements, are uniquely designed for optimized power and speed, and are fabricated with an advanced CMOS technology to achieve best in class operation while maintaining extremely low CMOS power dissipation.

Features

- 0.9V to 3.6V V_{CC} supply operation
- 3.6V overvoltage tolerant I/O's at V_{CC} from 0.9V to 3.6V
- t_{PD}
 - 5 ns typ for 3.0V to 3.6V V_{CC}
 - 6 ns typ for 2.3V to 2.7V V_{CC}
 - 8 ns typ for 1.65V to 1.95V V_{CC}
 - 10 ns typ for 1.40V to 1.60V V_{CC}
 - 14 ns typ for 1.10V to 1.30V $\rm V_{CC}$
- Power-Off high impedance inputs and outputs
- Static Drive (I_{OH}/I_{OL})
 ±2.6 mA @ 3.00V V_{CC}
 ±2.1 mA @ 2.30V V_{CC}
 ±1.5 mA @ 1.65V V_{CC}
 ±1.0 mA @ 1.40V V_{CC}

40 ns typ for 0.90V V_{CC}


- ±0.5 mA @ 1.10V V_{CC}
- ±20 μA @ 0.9V V_{CC}
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Ultra small MicroPak[™] leadfree package
- Ultra low dynamic power

Ordering Code:


Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SP57P6X	MAA06A	P57	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SP57L6X	MAC06A	K9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel
NC7SP58P6X	MAA06A	P58	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SP58L6X	MAC06A	L3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

TinyLogic⊛ is a registered trademark of Fairchild Semiconductor Corporation. Quiet Series™ and MicroPak™ are trademarks of Fairchild Semiconductor Corporation.

© 2004 Fairchild Semiconductor Corporation DS500701




Connection Diagrams



AAA = Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).



www.fairchildsemi.com

TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly. Battery Life = (V_{battery} *1_{battery} *9)/(P_{device})/24hrs/day Where, P_{device} = (I_{CC} * V_{CC}) + (C_{PD} + C_L)* V_{CC}² * f Assumes ideal 3.6V Lithium Ion battery with current rating of 900mAH and derated 90% and device frequency at 10MHz, with C_L = 15 pF load

Pin Descriptions

Pin Name	Description
l ₀ , l ₁ , l ₂	Data Input
Y	Output

Function Table

Input			NC7SP57	NC7SP58			
l ₂	I ₁	I ₀	$Y = (\overline{I}_0) \bullet (\overline{I}_2) + (I_1) \bullet (I_2)$	$Y = (I_0) \bullet (\overline{I}_2) + (\overline{I}_1) \bullet (I_2)$			
L	L	L	Н	L			
L	L	Н	L	Н			
L	Н	L	Н	L			
L	Н	Н	L	Н			
Н	L	L	L	Н			
Н	L	Н	L	Н			
Н	Н	L	Н	L			
Н	Н	Н	Н	L			


H = HIGH Logic Level L = LOW Logic Level


Function Selection Table

2-Input Logic Function	Device	Connection		
	Selection	Configuration		
2-Input AND	NC7SP57	Figure 1		
2-Input AND with inverted input	NC7SP58	Figures 7, 8		
2-Input AND with both inputs inverted	NC7SP57	Figure 4		
2-Input NAND	NC7SP58	Figure 6		
2-Input NAND with inverted input	NC7SP57	Figures 2, 3		
2-Input NAND with both inputs inverted	NC7SP58	Figure 9		
2-Input OR	NC7SP58	Figure 9		
2-Input OR with inverted input	NC7SP57	Figures 2, 3		
2-Input OR with both inputs inverted	NC7SP58	Figure 6		
2-Input NOR	NC7SP57	Figure 4		
2-Input NOR with inverted input	NC7SP58	Figures 7, 8		
2-Input NOR with both inputs inverted	NC7SP57	Figure 1		
2-Input XOR	NC7SP58	Figure 10		
2-Input XNOR	NC7SP57	Figure 5		

Logic Configurations NC7SP57

Figure 1 through Figure 5 show the logical functions that can be implemented using the NC7SP57. The diagrams show the DeMorgan's equivalent logic duals for a given 2-input function. Next to the logical implementation is the board level physical implementation of how the pins of the function should be connected.








FIGURE 3. 2-Input NAND with Inverted B Input






FIGURE 4. 2-Input NOR Gate



www.fairchildsemi.com

Logic Configurations NC7SP58

Figure 6 through Figure 10 show the logical functions that can be implemented using the NC7SP58. The diagrams show the DeMorgan's equivalent logic duals for a given 2-input function. Next to the logical implementation is the board level physical implementation of how the pins of the function should be connected.






FIGURE 6. 2-Input NAND Gate

FIGURE 7. 2-Input AND with Inverted A Input




FIGURE 8. 2-Input AND with Inverted B Input




FIGURE 9. 2-Input OR Gate




FIGURE 10. 2-Input XOR Gate

www.fairchildsemi.com

Absolute Maximum Rati	ngs(Note 1)	Recommended Operating			
Supply Voltage (V _{CC})	-0.5V to +4.6V	Conditions (Note 3)			
DC Input Voltage (V _{IN})	-0.5V to +4.6V	Supply Voltage	0.9V to 3.6V		
DC Output Voltage (V _{OUT})		Input Voltage (V _{IN})	0V to 3.6V		
HIGH or LOW State (Note 2)	–0.5V to V _{CC} +0.5V	Output Voltage (V _{OUT})			
$V_{CC} = 0V$	-0.5V to 4.6V	HIGH or LOW State	0V to V _{CC}		
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	±50 mA	$V_{CC} = 0V$	0V to 3.6V		
DC Output Diode Current (I _{OK})		Output Current in I _{OH} /I _{OL}			
V _{OUT} < 0V	–50 mA	$V_{CC} = 3.0V$ to 3.6V	±2.6 mA		
V _{OUT} > V _{CC}	+50 mA	$V_{CC} = 2.3V$ to 2.7V	± 2.1 mA		
DC Output Source/Sink Current (I _{OH} /I _{OL})	\pm 50 mA	V _{CC} = 1.65V to 1.95V	± 1.5 mA		
DC V _{CC} or Ground Current per		V _{CC} = 1.40V to 1.60V	± 1 mA		
Supply Pin (I _{CC} or Ground)	\pm 50 mA	V _{CC} = 1.10V to 1.30V	±0.5 mA		
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	$V_{CC} = 0.9V$	±20 μA		
		Free Air Operating Temperature (T_A)	$-40^\circ C$ to $+85^\circ C$		

NC7SP57 • NC7SP58

10 ns/V

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

$$\label{eq:linear} \begin{split} \text{Minimum Input Edge Rate} & (\Delta t / \Delta V) \\ \text{V}_{\text{IN}} = 0.8 \text{V to } 2.0 \text{V}, \ \text{V}_{\text{CC}} = 3.0 \text{V} \end{split}$$

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

Symbol	Parameter	V _{cc}	$T_{A} = +25^{\circ}C$		T _A = -40°	C to +85°C	Units	Conditions
	Farameter	(V)	Min	Max	Min	Max	Units	Conditions
V _P	Positive Threshold Voltage	0.90	0.3	0.6	0.3	0.6		
		1.10	0.4	1.0	0.4	1.0		
		1.40	0.5	1.2	0.5	1.2	v	
		1.65	0.7	1.5	0.7	1.5	v	
		2.30	1.0	1.9	1.0	1.9		
		3.0	1.5	2.6	1.5	2.6		
V _N	Negative Threshold Voltage	0.90	0.10	0.6	0.10	0.6		
		1.10	0.15	0.7	0.15	0.7		
		1.40	0.20	0.8	0.20	0.8	v	
		1.65	0.25	0.9	0.25	0.9	v	
		2.30	0.4	1.15	0.4	1.15		
		3.0	0.6	1.5	0.6	1.5		
V _H	Hysteresis Voltage	0.90	0.07	0.5	0.07	0.5		
		1.10	0.08	0.6	0.08	0.6		
		1.40	0.09	0.8	0.09	0.8	v	
		1.65	0.10	1.0	0.10	1.0	v	
		2.30	0.25	1.1	0.25	1.1		
		3.0	0.60	1.8	0.60	1.8		


DC Electrical Characteristics


www.fairchildsemi.com

	1					_					
Symbol	Parameter	V _C			+25°C		10°C to +85		Units	Condi	tions
		(V)		Min	Max	Min	Ma	x			
V _{OH}	HIGH Level	0.9		V _{CC} - 0.1 V _{CC} - 0.1		V _{CC} - 0					
	Output Voltage	1.10 ≤ V _C 1.40 ≤ V _C		$V_{CC} = 0.1$ $V_{CC} = 0.1$		$V_{CC} - 0.1$ $V_{CC} - 0.1$					
		1.40 ≤ V _C 1.65 ≤ V _C		$V_{CC} = 0.1$ $V_{CC} = 0.1$		$V_{CC} = 0$ $V_{CC} = 0$				$I_{OH} = -20 \ \mu A$	
		2.30 ≤ V _C		V _{CC} - 0.1		V _{CC} - 0					
		3.00 ≤ V _C	-			$V_{CC} = 0$			V		
		1.10 ≤ V _{C0}	-			0.70 x V				I _{OH} = -0.5 m	A
		1.40 ≤ V _C	_C ≤ 1.60	1.07		0.99				$I_{OH} = -1 \text{ mA}$	
		$1.65 \le V_{CO}$	_C ≤ 1.95	1.24		1.22				I _{OH} = -1.5 m	A
		$2.30 \le V_{CO}$	$2.30 \leq V_{CC} \leq 2.70$			1.87				I _{OH} = -2.1 m	A
		3.00 ≤ V _C	-	2.61		2.55				I _{OH} = -2.6 m	A
V _{OL}	LOW Level	0.9			0.1		0.1				
	Output Voltage	$1.10 \le V_{CO}$			0.1		0.1				
		1.40 ≤ V _C	-		0.1 0.1		0.1			$I_{OL}=20\;\mu A$	
		1.65 ≤ V _C 2.30 ≤ V _C			0.1		0.1 0.1				
		2.00 ≤ V _C 3.00 ≤ V _C	-		0.1		0.1		v		
		1.10 ≤ V _C			0.30 x V _{CC}	+	0.30 x			I _{OL} = 0.5 mA	
		1.40 ≤ V _C (0.31		0.3			$I_{OL} = 1 \text{ mA}$	
		1.65 ≤ V _{C0}			0.31		0.3	5		I _{OL} = 1.5 mA	
		$2.30 \le V_{CO}$	_C ≤ 2.70		0.31		0.3	3		I _{OL} = 2.1 mA	
	$3.00 \le V_{CC}$		_C ≤ 3.60		0.31		0.3	3		I _{OL} = 2.6 mA	
I _{IN}	Input Leakage Currer	nt 0.90 to	3.60		±0.1		±0.	5	μA	$0 \le V_I \le 3.6V$, ,
I _{OFF} I _{CC}	Power Off Leakage C Quiescent Supply Cu				0.5		0.5		μA	$0 \le (V_I, V_O) \le 3.6V$ $V_I = V_{CC} \text{ or } GND$	
AC E	Electrical Ch	naracteris	tics								
Symbol	Parameter	V _{cc}		T _A = +25°C T		$\Gamma_A = -40^{\circ}C \text{ to } +85^{\circ}C$ Unit			s (Conditions	Fi
		(V)	Min		Max	Min	Max				Nu
t _{PHL} ,	Propagation Delay	0.90		40	00.0	5.0	54.0				
t _{PLH}		$1.10 \le V_{CC} \le 1.30$		14	28.0	5.0	51.0		0	10	_
		$1.40 \le V_{CC} \le 1.60$			17.0 14.0	4.0 3.0	21.0 17.0	ns		10 pF 1 MΩ	Fig 11
				0	14.0	2.0			ι. Γ.	1 10122	
		$1.65 \le V_{CC} \le 1.95$ $2.30 \le V_{CC} \le 2.70$		6	10.0		13.0				
		$2.30 \le V_{CC} \le 2.70$	2.5	6 5	10.0 8.0	1.0	13.0 12.0				+
t _{PHL} ,	Propagation Delay		2.5								
t _{PHL} , t _{PLH}	Propagation Delay	$2.30 \le V_{CC} \le 2.70$ $3.00 \le V_{CC} \le 3.60$) 2.5) 1.5	5							
	Propagation Delay	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.70\\ 3.00 \leq V_{CC} \leq 3.60\\ \hline 0.90 \end{array}$) 2.5) 1.5) 6.5	5 41 15	8.0	1.0	12.0	ne	C _L =	15 pF	
	Propagation Delay	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.70\\ 3.00 \leq V_{CC} \leq 3.60\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.30\\ 1.40 \leq V_{CC} \leq 1.60\\ 1.65 \leq V_{CC} \leq 1.95\end{array}$	2.5 1.5 6.5 5.0 4.0	5 41 15 10 8	8.0 29.0 18.0 15.0	1.0 6.0 4.5 3.5	12.0 52.0 22.0 18.0	ns		15 pF 1 MΩ	
	Propagation Delay	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95\\ 2.30 \leq V_{CC} \leq 2.7(\\ \end{array}$	2.5 1.5 0 6.5 0 5.0 5 4.0 0 3.0	5 41 15 10 8 6	8.0 29.0 18.0 15.0 11.0	1.0 6.0 4.5 3.5 2.5	12.0 52.0 22.0 18.0 14.0	ns			
t _{PLH}		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95 \\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ \end{array}$	2.5 1.5 0 6.5 0 5.0 5 4.0 0 3.0	5 41 15 10 8 6 5	8.0 29.0 18.0 15.0	1.0 6.0 4.5 3.5	12.0 52.0 22.0 18.0	ns			
t _{PLH}	Propagation Delay Propagation Delay	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95 \\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \end{array}$) 2.5) 1.5) 6.5) 5.0 5 4.0) 3.0) 2.0	5 41 15 10 8 6 5 5 46	8.0 29.0 18.0 15.0 11.0 9.0	1.0 6.0 4.5 3.5 2.5 1.5	12.0 52.0 22.0 18.0 14.0 12.0	ns			
t _{PLH}		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.3(\\ 0.90\\ \end{array}$) 2.5) 1.5) 6.5) 5.0 5 4.0) 3.0) 2.0	5 41 15 10 8 6 5 5 46 17	8.0 29.0 18.0 15.0 11.0 9.0 32.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5	12.0 52.0 22.0 18.0 14.0 12.0 55.0	ns	R _L =	1 ΜΩ	11
t _{PLH}		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.92 \\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.60 \\ 1.60 \\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.60 $) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5	5 41 15 10 8 6 5 46 17 11	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0	ns	R _L =	1 MΩ 30 pF	1 ² Fig
t _{PLH}		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96 \\ 1.65 \leq V_{CC} \leq 1.96 \end{array}$) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5 i 4.5	5 41 15 10 8 6 5 46 17 11 9	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0 17.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0 4.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0 20.0		R _L =	1 ΜΩ	1 ² Fig
t _{PLH}		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 2.7(\\ 1.96) \\ 1.90 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 2.7(\\ 1.96) \\ 1.90 \leq V_{CC} \leq 1.96\\ 1.90 \leq V_{CC} \leq$) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5 i 4.5 i 3.5	5 41 15 10 8 6 5 46 17 11 9 7	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0 17.0 12.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0 4.0 3.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0 20.0 15.0		R _L =	1 MΩ 30 pF	1 ² Fig
^t PLH ^t PHL, ^t PLH		$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.96 \\ 1.65 \leq V_{CC} \leq 1.96 \end{array}$) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5 i 4.5 i 3.5	5 41 15 10 8 6 5 46 17 11 9 7	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0 17.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0 4.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0 20.0		R _L =	1 MΩ 30 pF	1 ² Fig
t _{PLH}	Propagation Delay	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.92\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90\\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.92\\ 2.30 \leq V_{CC} \leq 1.92\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 3.00 < CC \leq 3.6(\\ 3.00 \leq CC < CC < 1.6(\\ 3.00 < CC < 1.6(\\ 3.0$) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5 i 4.5 i 3.5	5 41 15 10 8 6 5 46 17 11 9 7 6	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0 17.0 12.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0 4.0 3.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0 20.0 15.0	ns	R _L =	1 MΩ 30 pF	1 ² Fig
t _{PLH} t _{PHL} , t _{PLH} C _{IN}	Propagation Delay Input Capacitance	$\begin{array}{c} 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0.90 \\ 1.10 \leq V_{CC} \leq 1.3(\\ 1.40 \leq V_{CC} \leq 1.6(\\ 1.65 \leq V_{CC} \leq 1.95\\ 2.30 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 2.7(\\ 3.00 \leq V_{CC} \leq 3.6(\\ 0 \\ \end{array}$) 2.5) 1.5) 6.5) 5.0 i 4.0) 3.0) 2.0) 7.0) 5.5 i 4.5 i 3.5	5 41 15 10 8 6 5 46 17 11 9 7 6 2.0	8.0 29.0 18.0 15.0 11.0 9.0 32.0 20.0 17.0 12.0	1.0 6.0 4.5 3.5 2.5 1.5 6.5 5.0 4.0 3.0	12.0 52.0 22.0 18.0 14.0 12.0 55.0 24.0 20.0 15.0	ns	R _L =	1 MΩ 30 pF	Fig 11

www.fairchildsemi.com

6





www.fairchildsemi.com

8

