

May 1993 Revised October 2003

74LVX240

Low Voltage Octal Buffer/Line Driver with **3-STATE Outputs**

General Description

The LVX240 is an octal inverting buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features


- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:


Order Number	Package Number	Package Description
74LVX240M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX240SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX240MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
I ₀ -I ₇	Inputs
$\overline{O}_0 - \overline{O}_7$	Outputs

Truth Tables

Inp	Outputs				
OE ₁	(Pins 12, 14, 16, 18)				
L	L	Н			
L	Н	L			
Н	Х	Z			

Inp	Outputs	
OE ₂	I _n	(Pins 3, 5, 7, 9)
L	L	Н
L	Н	L
Н	Х	Z

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

© 2003 Fairchild Semiconductor Corporation

DS011609

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_I = -0.5V$ -20 mA DC Input Voltage (V_I) -0.5V to 7V

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) ±25 mA

DC V_{CC} or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ ±75 mA

Storage Temperature (T_{STG}) -65°C to +150°C 180 mW

Power Dissipation (P_D)

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V 0V to 5.5V Input Voltage (V_I) Output Voltage (V_O) 0V to V_{CC} Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$ Input Rise and Fall Time ($\Delta t/\Delta V$) 0 ns/V to 100 ns/V

Note 1: Absolute Maximum Ratings are those values beyond which the safety to the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The $\,$ "Recommended Operating Conditions" table will define the conditions for

actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cyllibol	i arameter	•66	Min	Тур	Max	Min	Max	Omics	Cond	itions
V _{IH}	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
V _{IL}	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu\text{A}$
	Output Voltage	3.0	2.9	3.0		2.9		V		$I_{OH} = -50 \ \mu A$
		3.0	2.58			2.48				$I_{OH} = -4 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V		$I_{OL} = 50 \mu A$
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$
l _{OZ}	3-STATE Output	3.6			±0.25		±2.5	μΑ	$V_{IN} = V_{IH}$ or V_{IL}	
	Off-State Current								V _{OUT} = V _{CC} or GND	
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GNI	D

Noise Characteristics (Note 3)

Symbol	Parameter	V _{CC}	T _A = 25°C		Units	C _I (pF)	
	- alamoto	(V)	Тур	Limit	•		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.5	0.8	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: (Input $t_f = t_f = 3 \text{ ns}$)

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$;	T _A = -40°	C to +85°C	Units	Conditions	
Cyllibol		(V)	Min	Тур	Max	Min	Max	Onits	Conditions	
t _{PLH}	Propagation	2.7		5.7	10.1	1.0	12.5		C _L = 15 pF	
t_{PHL}	Delay Time			8.2	13.6	1.0	16.0	ns	C _L = 50 pF	
		3.3 ± 0.3		4.3	6.2	1.0	7.5	115	C _L = 15 pF	
				6.8	9.7	1.0	11.0		C _L = 50 pF	
t _{PZL}	3-STATE Output	2.7		7.1	13.8	1.0	16.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t_{PZH}	Enable Time			9.6	17.3	1.0	20.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
		3.3 ± 0.3		5.5	8.8	1.0	10.5	115	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	
				8.0	12.3	1.0	14.0		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t _{PLZ}	3-STATE Output	2.7		11.6	16.0	1.0	19.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t_{PHZ}	Disable Time	3.3 ± 0.3		9.7	11.4	1.0	13.0	115	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
toslh	Output to Output	2.7			1.5		1.5	ns	C _L = 50 pF	
toshl	Skew (Note 4)	3.3			1.5		1.5	115		


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$


Capacitance


Symbol	Parameter		T _A = +25°C		T _A = -40°0	Units	
	i arameter	Min	Тур	Max	Min	Max	011113
C _{IN}	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation Capacitance (Note 5)		17	10			pF

Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per bit)}}$







20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com