

October 1987 Revised April 2002

# CD4030C Quad EXCLUSIVE-OR Gate

## **General Description**

The CD4030C EXCLUSIVE-OR gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. All inputs are protected against static discharge with diodes to  $\rm V_{DD}$  and  $\rm V_{SS}$ .

#### **Features**

- Wide supply voltage range: 3.0V to 15V
- Low power: 100 nW (typ.)
- Medium speed operation:

 $t_{\mbox{\footnotesize PHL}} = t_{\mbox{\footnotesize PLH}} = 40$  ns (typ.) at  $C_L = 15$  pF, 10V supply

■ High noise immunity 0.45 V<sub>CC</sub> (typ.)

## **Applications**


- Automotive
- · Data terminals
- Instrumentation
- · Medical electronics
- · Industrial controls
- · Remote metering
- Computers

## **Ordering Code:**

Order Number	Package Number	Package Description					
CD4030CSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
CD4030CN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Connection Diagram**



#### **Truth Table**

Α	В	J
0	0	0
1	0	1
0	1	1
1	1	0

1 = HIGH Level 0 = LOW Level

© 2002 Fairchild Semiconductor Corporation

DS005961

www.fairchildsemi.com

www.fairchildsemi.com

# **Absolute Maximum Ratings**(Note 1)

 $\begin{tabular}{lll} Voltage at Any Pin (Note 2) & $V_{SS}$ $-0.3$V to $V_{SS}$ $+15.5$V \\ Operating Temperature Range & $-55^\circ$C to $+125^\circ$C \\ Storage Temperature Range & $-65^\circ$C to $+150^\circ$C \\ \hline \end{tabular}$ 

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Operating  $V_{DD}$  Range  $V_{SS}$  +3.0V to  $V_{SS}$  +15V

Lead Temperature

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

**Note 2:** This device should not be connected to circuits with power on because high transient voltages may cause permanent damage.

## **DC Electrical Characteristics**

Cumbal	Parameter	Conditions	–55°C		+25°C			+125°C			Units		
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	
IL	Quiescent Device	$V_{DD} = 5.0V$			0.5		0.005	0.5			30		
	Current	$V_{DD} = 10V$			1.0		0.01	1.0			60	μΑ	
P <sub>D</sub>	Quiescent Device	$V_{DD} = 5.0V$			2.5		0.025	2.5			150	μW	
	Dissipation Package	$V_{DD} = 10V$			10		0.1	10			600		
V <sub>OL</sub>	Output Voltage	V <sub>DD</sub> = 5.0V			0.05		0	0.05			0.05	V	
	LOW Level	$V_{DD} = 10V$			0.05		0	0.05			0.05		
V <sub>OH</sub>	Output Voltage	$V_{DD} = 5.0V$	4.95			4.95	5.0		4.95			٧	
	HIGH Level	$V_{DD} = 10V$	9.95			9.95	10		9.95				
V <sub>NL</sub>	Noise Immunity	$V_{DD} = 5.0V$	1.5			1.5	2.25		1.4			V	
	(All Inputs)	$V_{DD} = 10V$	3.0			3.0	4.5		2.9			v	
V <sub>NH</sub>	Noise Immunity	V <sub>DD</sub> = 5.0V	1.4			1.5	2.25		1.5			V	
	(All Inputs)	$V_{DD} = 10V$	2.9			3.0	4.5		3.0			V	
I <sub>D</sub> N	Output Drive Current	$V_{DD} = 5.0V$	0.75			0.6	1.2		0.45			mA	
	N-Channel (Note 3)	$V_{DD} = 10V$	1.5			1.2	2.4		0.9				
I <sub>D</sub> P	Output Drive Current	$V_{DD} = 5.0V$	-0.45			-0.3	-0.6		-0.21			mA	
	P-Channel (Note 3)	$V_{DD} = 10 \text{ V}$	-0.95			-0.65	-1.3		-0.45				
I <sub>I</sub>	Input Current	$V_I = 0V \text{ or } V_I = V_{DD}$					10					pА	


Note 3: I<sub>D</sub>N and I<sub>D</sub>P are tested one output at a time.


## **AC Electrical Characteristics** (Note 4)


Symbol	Parameter	Conditions		Units			
			Min	Тур	Max	Offics	
t <sub>PHL</sub>	Propagation Delay Time	V <sub>DD</sub> = 5.0V		100	300	ns	
		V <sub>DD</sub> = 10V		40	150	115	
t <sub>PLH</sub>	Propagation Delay Time	V <sub>DD</sub> = 5.0V		100	300	200	
		V <sub>DD</sub> = 10V		40	150	ns	
t <sub>THL</sub>	Transition Time	V <sub>DD</sub> = 5.0V		70	300	200	
	HIGH-to-LOW Level	V <sub>DD</sub> = 10V		25	150	ns	
t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5.0V		80	300	ns	
	LOW-to-HIGH Level	V <sub>DD</sub> = 10V		30	150		
C <sub>I</sub>	Input Capacitance	$V_I = 0V \text{ or } V_I = V_{DD}$		5.0		pF	

Note 4: AC Parameters are guaranteed by DC correlated testing.

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com