February 2008

# 74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

#### **Features**

- 1.2V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub>
  - 2.8ns max. for 3.0V to 3.6V V<sub>CC</sub>
- Power-off high impedance inputs and outputs
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±24mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds JEDEC 78 conditions
- ESD performance:
  - Human body model > 2000V
  - Machine model > 250V
- Leadless DQFN package

## **General Description**

The VCX00 contains four 2-input NAND gates. This product is designed for low voltage (1.2V to 3.6V)  $\rm V_{CC}$  applications with I/O compatibility up to 3.6V.

The VCX00 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

# Ordering Information

Order Number	Package Number	Package Description
74VCX00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VCX00BQX <sup>(1)</sup>	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
74VCX00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

## Note:


1. DQFN package available in Tape and Reel only.

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.


♠ All packages are lead free per JEDEC: J-STD-020B standard.

## **Connection Diagrams**

## Pin Assignments for SOIC and TSSOP



## Pad Assignments for DQFN




(Top View)

# **Pin Description**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
$\overline{O}_n$	Outputs

# **Logic Symbol**



## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +4.6V
V <sub>I</sub>	DC Input Voltage	-0.5V to 4.6V
Vo	DC Output Voltage	
	HIGH or LOW State <sup>(2)</sup>	-0.5V to V <sub>CC</sub> + 0.5V
	V <sub>CC</sub> = 0V	-0.5V to 4.6V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < 0V	_50mA
I <sub>OK</sub>	DC Output Diode Current	
	$V_O < 0V$	–50mA
	$V_O > V_{CC}$	+50mA
I <sub>OH</sub> / I <sub>OL</sub>	DC Output Source/Sink Current	±50mA
I <sub>CC</sub> or GND	DC V <sub>CC</sub> or Gound Current per Supply Pin ±100m	
T <sub>STG</sub>	Storage Temperature Range	−65°C to +150°C

#### Note:

2. I<sub>O</sub> Absolute Maximum Rating must be observed.

# Recommended Operating Conditions<sup>(3)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Power Supply Operating	1.2V to 3.6V
V <sub>I</sub>	Input Voltage	-0.3V to 3.6V
V <sub>O</sub>	Output Voltage, HIGH or LOW State	0V to V <sub>CC</sub>
I <sub>OH</sub> / I <sub>OL</sub>	Output Current	A
	V <sub>CC</sub> = 3.0V to 3.6V	±24mA
	$V_{CC} = 2.3V \text{ to } 2.7V$ ±18	
	$V_{CC} = 1.65V \text{ to } 2.3V$ ±6a	
	V <sub>CC</sub> = 1.4V to 1.6V	±2mA
	V <sub>CC</sub> = 1.2V	± 100µA
T <sub>A</sub>	Free Air Operating Temperature	-40°C to +85°C
Δt / ΔV	Minimum Input Edge Rate, $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10ns/V

#### Note:

3. Floating or unused inputs must be held HIGH or LOW

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min	Max	Units
V <sub>IH</sub>	V <sub>IH</sub> HIGH Level Input Voltage	2.7–3.6		2.0		V
		2.3-2.7		1.6		
	1.65–2.3		$0.65 \times V_{CC}$			
		1.4–1.6		$0.65 \times V_{CC}$		
		1.2		$0.65 \times V_{CC}$		
V <sub>IL</sub>	LOW Level Input Voltage	2.7–3.6			0.8	V
		2.3-2.7			0.7	
		1.65–2.3			$0.35 \times V_{CC}$	
		1.4–1.6			$0.35 \times V_{CC}$	
		1.2			0.05 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	2.7-3.6	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2		V
		2.7	$I_{OH} = -12mA$	2.2		
		3.0	$I_{OH} = -18 \text{mA}$	2.4		
		3.0	$I_{OH} = -24mA$	2.2		
		2.3-2.7	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2		
		2.3	$I_{OH} = -6mA$	2.0		
		2.3	$I_{OH} = -12mA$	1.8		
		2.3	$I_{OH} = -18 \text{mA}$	1.7		
	1.65–2.3	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2			
	1.65	$I_{OH} = -6mA$	1.25			
	1.4–1.6	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2			
		1.4	$I_{OH} = -2mA$	1.05		
		1.2	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2		
V <sub>OL</sub>	LOW Level Output Voltage	2.7–3.6	$I_{OL} = 100 \mu A$		0.2	V
		2.7	$I_{OL} = 12mA$		0.4	
		3.0	$I_{OL} = 18mA$		0.4	
		3.0	$I_{OL} = 24mA$		0.55	
		2.3–2.7	$I_{OL} = 100 \mu A$		0.2	
		2.3	$I_{OL} = 12mA$		0.4	
		2.3	I <sub>OL</sub> = 18mA		0.6	
		1.65–2.3	$I_{OL} = 100 \mu A$		0.2	
		1.65	I <sub>OL</sub> = 6mA		0.3	
		1.4–1.6	$I_{OL} = 100 \mu A$		0.2	
		1.4	$I_{OL} = 2mA$		0.35	
		1.2	$I_{OL} = 100 \mu A$		0.05	
I <sub>I</sub>	Input Leakage Current	1.4–3.6	$0 \le V_1 \le 3.6V$		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	1.4–3.6	$0 \le V_O \le 3.6V$ , $V_I = V_{IH} \text{ or } V_{IL}$		±10	μA
I <sub>OFF</sub>	Power-OFF Leakage Current	0	$0 \le (V_1, V_0) \le 3.6V$		10	μA
I <sub>CC</sub>	Quiescent Supply Current	1.4–3.6	$V_I = V_{CC}$ or GND		20	μA
			$V_{CC} \le (V_I, V_O) \le 3.6V^{(4)}$		±20	
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	2.7–3.6	$V_{IH} = V_{CC} - 0.6V$		750	μA

#### Note:

4. Outputs disabled or 3-STATE only.

# AC Electrical Characteristics<sup>(5)</sup>

				T <sub>A</sub> = -40°C to +85°C			Figure
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Max.	Units	Number
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	3.3 ± 0.3	$C_L = 30 pF, R_L = 500 \Omega$	0.6	2.8	ns	Fig. 1
		2.5 ± 0.2		0.8	3.7		Fig. 2
		1.8 ± 0.15		1.0	7.4		
		1.5 ± 0.1	$C_L = 15pF, R_L = 2k\Omega$	1.0	14.8		Fig. 3
		1.2		1.5	37.0		Fig. 4
toshl, toshh	Output to Output	3.3 ± 0.3	$C_L = 30 pF, R_L = 500 \Omega$		0.5	ns	
	Skew <sup>(6)</sup>	2.5 ± 0.2			0.5		
		1.8 ± 0.15			0.75		
		1.5 ± 0.1	$C_L = 15pF, R_L = 2k\Omega$		1.5		
		1.2			1.5		

#### Note

- 5. For  $C_L = 50 pF$ , add approximately 300ps to the AC Maximum specification.
- Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


# **Dynamic Switching Characteristics**

				T <sub>A</sub> = 25°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	1.8	$C_L = 30 pF, V_{IH} = V_{CC},$	0.25	V
		2.5	$V_{IL} = 0V$	0.6	
		3.3		0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	1.8	$C_L = 30 pF, V_{IH} = V_{CC},$	-0.25	V
		2.5	$V_{IL} = 0V$	-0.6	
		3.3		-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	1.8	$C_L = 30 pF, V_{IH} = V_{CC},$	1.5	V
		2.5	$V_{IL} = 0V$	1.9	
		3.3		2.2	]

# Capacitance


			T <sub>A</sub> = +25°C	
Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I$ = 0V or $V_{CC}$ , f = 10 MHz, $V_{CC}$ = 1.8V, 2.5V or 3.3V	20	pF

# AC Loading and Waveforms ( $V_{CC}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open


Figure 1. AC Test Circuit



	V <sub>CC</sub>		
Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> / 2
V <sub>mo</sub>	1.5V	V <sub>CC</sub> / 2	V <sub>CC</sub> / 2


Figure 2. Waveform for Inverting and Non-inverting Functions

# AC Loading and Waveforms ( $V_{CC}$ 1.5 $\pm$ 0.1V to 1.2V)



Test	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{CC} \times 2$ at $V_{CC} = 1.5V \pm 0.1V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

Figure 3. AC Test Circuit



	V <sub>CC</sub>
Symbol	1.5V ± 0.1V
V <sub>mi</sub>	V <sub>CC</sub> / 2
V <sub>mo</sub>	V <sub>CC</sub> / 2


Figure 4. Waveform for Inverting and Non-Inverting Functions

## **Tape and Reel Specification**

#### **Tape Format for DQFN**

Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status	
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed	
	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)		75 (Typ.) Empty		


### Tape Dimensions inches (millimeters)



#### NOTES: unless otherwise specified


- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
- 2. Smallest allowable bending radius.
- 3. Thru hole inside cavity is centered within cavity.
- 4. Tolerance is  $\pm 0.002[0.05]$  for these dimensions on all 12mm tapes.
- 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded


#### Reel Dimensions inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2
12mm	13.0 (330.0)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.488 (12.4)	0.724 (18.4)

## **Physical Dimensions**





NOTES: UNLESS OTHERWISE SPECIFIED

R0.10

R0.10

R0.10

0.90

SEATING PLANE

DETAIL A

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- F) DRAWING FILE NAME: M14AREV13


Figure 5. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

0.50 (1.04)


## Physical Dimensions (Continued)







RECOMMENDED LAND PATTERN



BOTTOM VIEW

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP14ArevA

Figure 6. 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

#### Physical Dimensions (Continued) 5.0±0.1 -A-0.43 TYF 0.65 6.4 4.4±0.1 -B--1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6 10 LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C -0.10 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30⊕ 0.13M ABS CS 2.00°TOP & BOTTOM R0.09 min **GAGE PLANE** 0.25 0°-8° NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153. 0.6±0.1 SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS DETAIL A**

- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6

Figure 7. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>™</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

FZ<sup>™</sup>

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™

Green FPS™e-Series™

GTO™

i-Lo™

IntelliMAX™

ISOPLANAR

ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™

Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™

PowerTrench® Programmable Active Droop™

QFE1° QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperFET™

SuperSOT™3
SuperSOT™6
SuperSOT™8

SupreMOS<sup>TM</sup>
SyncFET<sup>TM</sup>
SYSTEM ®
GENERAL

The Power Franchise®

Franchise
TinyBoost™
TinyBoost™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.	
Obsolete Not In Production		This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.	

Rev. I33

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.