

February 2008

## 74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger

#### **Features**

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

### **General Description**

The LVX132 contains four 2-input NAND Schmitt Trigger Gates. The pin configuration and function are the same as the LVX00 but the inputs have hysteresis between the positive-going and negative-going input thresholds, which are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals, thus providing greater noise margins than conventional gates.

The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.


### **Ordering Information**

Order Number	Package Number	Package Description
74LVX132M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX132SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX132MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.


### **Connection Diagram**



## **Pin Description**

Pin Names	Descriptions
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Outputs

### **Logic Diagram**



### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> = -0.5V	–20mA
V <sub>I</sub>	DC Input Voltage	-0.5V to 7V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
V <sub>O</sub>	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>O</sub>	DC Output Source or Sink Current	±25mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	±50mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
Р	Power Dissipation	180mW

## Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to 3.6V
V <sub>I</sub>	Input Voltage	0V to 5.5V
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C
Δt / ΔV	Input Rise and Fall Time	0ns/V to 100ns/V

#### Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
V <sub>t</sub> +	Positive Threshold	3.0				2.2		2.2	V
V <sub>t</sub> -	Negative Threshold	3.0		0.9			0.9		V
V <sub>H</sub>	Hysteresis	3.0		0.3		1.2	0.3	1.2	V
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	1.9	2.0		1.9		V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	2.9	3.0		2.9		
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -4\text{mA}$	2.58			2.48		
V <sub>OL</sub>	LOW Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50  \mu\text{A}$		0.0	0.1		0.1	V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50  \mu\text{A}$		0.0	0.1		0.1	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 4 \text{ mA}$			0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	3.6	V <sub>IN</sub> = 5.5V or GND			±0.1		±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	3.6	$V_{IN} = V_{CC}$ or GND			2.0		20	μA

# Noise Characteristics<sup>(2)</sup>

				$T_A =$	25°C	
Symbol	Parameter	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Тур.	Limit	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	50	0.3	0.5	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	50	-0.3	-0.5	V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	3.3	50		2.0	V
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	3.3	50		0.8	V

#### Note:

2. Input  $t_r = t_f = 3ns$ 

### **AC Electrical Characteristics**

				T,	ղ = <b>+25</b> °	°C	T <sub>A</sub> = -4 +8!	0°C to 5°C	
Symbol	Parameter	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	2.7	15		7.0	11.5	1.0	13.0	ns
			50		10.5	16.0	1.0	18.7	
		$3.3 \pm 0.3$	15		6.1	10.6	1.0	12.5	
			50		9.0	15.4	1.0	17.5	
tosch, toshc	Output to Output Skew <sup>(3)</sup>	2.7	50			1.5		1.5	ns
		3.3				1.5		1.5	

#### Note:

3. Parameter guaranteed by design  $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ 

### Capacitance


		-	Γ <sub>A</sub> = +25°	С	T <sub>A</sub> = -4	10°C to 5°C	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
C <sub>IN</sub>	Input Capacitance		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(4)</sup>		18				pF


#### Note:

4. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:  $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} \times I_{CC}}{6 \text{ (per Gate)}}$ 

### **Physical Dimensions**





NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO JEDEC

- MS-012, VARIATION AB, ISSUE C, 0.50 X 45° ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 DIMENSIONS DO NOT INCLUDE MOLD R0.10 GAGE PLANE R0.10 0.36
  - FLASH OR BURRS. LANDPATTERN STANDARD: SOIC127P600X145-14M
  - DRAWING CONFORMS TO ASME Y14.5M-1994
  - F) DRAWING FILE NAME: M14AREV13

DETAIL A SCALE: 20:1 Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


SEATING PLANE

0.90


0.50 (1.04)


### Physical Dimensions (Continued)





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.

DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M14DREVC

Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

### Physical Dimensions (Continued) 5.0±0.1 -A-0.43 TYF 0.65 6.4 4.4±0.1 -B--1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6 10 LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C -0.10 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30⊕ 0.13M ABS CS 2.00°TOP & BOTTOM R0.09 min **GAGE PLANE** 0.25 0°-8° NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153. 0.6±0.1 SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS** DETAIL A

- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6

Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™  $CROSSVOLT^{\text{TM}}$ **CTL™** 

Current Transfer Logic™ EcoSPARK® EZSWITCH™ \*

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup>  $\mathsf{FAST}^{\mathbb{R}}$ FastvCore™ FlashWriter® 3 FPS™  $\mathsf{FRFET}^{\scriptscriptstyle{\textcircled{\tiny{\$}}}}$ 

Global Power Resource<sup>™</sup>

Green FPS™

Green FPS™e-Series™

GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC®

MICROCOUPLER™ MicroFET™ OPTOPLANAR®

PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench<sup>®</sup>

Programmable Active Droop™

QS™ QT Optoelectronics™

Quiet Series™ RapidConfigure™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8

SupreMOS™ SyncFET™ SYSTEM ® GENERAL

The Power Franchise®

p wer franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™ UHC®

Ultra FRFET™ UniFET™ **VCX™** 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.					
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.					

Rev. I33

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.