

February 1997 Revised August 2004

NC7ST02

TinyLogic® HST 2-Input NOR Gate

General Description

The NC7ST02 is a single 2-Input high performance CMOS NOR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and output with respect to the $V_{\mbox{\footnotesize CC}}$ and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with ½ the output current drive of HC/HCT.

Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- \blacksquare High Speed; $t_{PD} < 7$ ns typ, $V_{CC} = 5 V,\, C_L = 15 \; pF$
- \blacksquare Low Quiescent Power; $I_{CC} < 1~\mu\text{A typ},~V_{CC} = 5.5\text{V}$
- Balanced Output Drive; 2 mA I_{OL}, -2 mA I_{OH}
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7ST02M5X	MA05B	8S02	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7ST02P5X	MAA05A	T02	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7ST02L6X	MAC06A	D9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions

Pin Names	Description		
A, B	Inputs		
Y	Output		
NC	No Connect		

Function Table


$$Y = \overline{A + B}$$

Inp	Output				
Α	A B				
L	L	Н			
L	Н	L			
Н	L	L			
Н	Н	L			


H = HIGH Logic Level

L = LOW Logic Level

Connection Diagrams



Pad Assignments for MicroPak



(Top Thru View)

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. $\label{eq:microPak} \mbox{MicroPak}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation}.$

© 2004 Fairchild Semiconductor Corporation

Absolute Maximum Ratings(Note 1) Recommended Operating Supply Voltage (V) 0.51/to 17.00 Conditions (Note 2)

$$\begin{split} & \text{V}_{\text{IN}} < -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Input Voltage (V}_{\text{IN}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{split}$$

DC Output Diode Current (I_{OK})

$$\begin{split} & V_{\text{OUT}} < -0.5 \text{V} & -20 \text{ mA} \\ & V_{\text{OUT}} > V_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{split}$$

Output Voltage (V_{OUT}) = -0.5V to V_{CC} +0.5V

DC Output Source or Sink

Current (I_{OUT}) $\pm 12.5 \text{ mA}$

DC V_{CC} or Ground Current per

Supply Pin (I_{CC} or I_{GND}) ± 25 mA torage Temperature (T_{STG}) -65° C to +150 $^{\circ}$ C

Storage Temperature (T_{STG}) $-65^{\circ}C$ to +150 $^{\circ}C$ Junction Temperature (T_{J}) $150^{\circ}C$

Lead Temperature (T_L);

(Soldering, 10 seconds)

Power Dissipation (PD) @+85°C

SOT23-5 200 mW SC70-5 150 mW

Output Voltage (V_O) Operating Temperature (T_A) Input Rise and Fall Time (t_r , t_t)

Supply Voltage

Input Voltage (V_I)

 $V_{CC} = 5.0V$ 0 to 500 ns

4.5V to 5.5V

0V to V_{CC}

0V to V_{CC}

-40°C to +85°C

Thermal Resistance (θ_{JA})

SOT23-5 300°C/W

SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input Voltage	4.5–5.5	2.0			2.0		V		
V_{IL}	LOW Level Input Voltage	4.5-5.5			8.0		0.8	V		
V _{OH}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4			$I_{OH} = -20 \mu A$	
		4.5	4.18	4.35		4.13		V	$V_{IN} = V_{IL}$	
									$I_{OH} = -2 \text{ mA}$	
V _{OL}	LOW Level Output Voltage	4.5		0	0.1		0.1		$I_{OL} = 20 \mu A$	
		4.5		0.10	0.26		0.33	V	$V_{IN} = V_{IH}$	
									$I_{OL} = 2 \text{ mA}$	
I _{IN}	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I _{CC}	Quiescent Supply Current	5.5			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{CCT}	I _{CC} per Input	5.5			2.0	2.9		mA	One Input $V_{IN} = 0.5V$ or 2.4V,	
									Other Input V _{CC} or GND	


260°C

AC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Uillis		Number
t _{PLH} ,	Propagation Delay	5.0		3.5	12			ns	C _L = 15 pF	
t _{PHL}		5.0		6.3	17					
		4.5		6.1	16		20			Figures
	4.5		11.7	27		31	ns	C ₁ = 50 pF	1, 3	
		5.5		4.2	14		18	113	C _L = 50 μr	
		5.5		11.4	26		30			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	C _L = 15 pF	
t_{THL}		4.5		11	25		31	ns	C _L = 50 pF	Figures 1, 3
		5.5		10	21		26	113	о_ – 30 рі	, -
C _{IN}	Input Capacitance	Open		2	10			pF		
C _{PD}	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CCstatic}).

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit



$$\label{eq:local_problem} \begin{split} & \text{Input} = \text{AC Waveform; PRR} = \text{Variable; Duty Cycle} = 50\% \\ & \qquad \qquad \text{FIGURE 2. } I_{\text{CCD}} \text{ Test Circuit} \end{split}$$





FIGURE 3. AC Waveforms

Tape and Reel Specification


TAPE FORMAT for SC70 and SOT23


TALE TOKMATION	707 0 tilla 00 125			
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)




DIRECTION OF FEED ______ SECTION B-B







BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
		(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com