

LM4879 Boomer® Audio Power Amplifier Series

1.1 Watt Audio Power Amplifier

General Description

The LM4879 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1.1 watt of continuous average power to an 8Ω BTL load with less than 1% distortion (THD+N) from a $5V_{DC}$ power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4879 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for lower-power portable applications where minimal space and power consumption are primary requirements.

The LM4879 features a low-power consumption global shutdown mode, which is achieved by driving the shutdown pin with logic low. Additionally, the LM4879 features an internal thermal shutdown protection mechanism.

The LM4879 contains advanced pop & click circuitry which eliminates noises which would otherwise occur during turn-on and turn-off transitions.

The LM4879 is unity-gain stable and can be configured by external gain-setting resistors.

Key Specifications

■ PSRR: 5V, 3V @ 217Hz
 62dB (typ)
 ■ Power Output at 5V & 1% THD+N
 1.1W (typ)

■ Power Output at 3V & 1% THD+N 350mW (typ)

■ Shutdown Current 0.1µA (typ)

Features

- No output coupling capacitors, snubber networks or bootstrap capacitors required
- Unity gain stable
- Ultra low current shutdown mode
- Fast turn on: 80ms (typ), 110ms (max) with 1.0µF capacitor
- BTL output can drive capacitive loads up to 100pF
- Advanced pop & click circuitry eliminates noises during turn-on and turn-off transitions
- 2.2V 5.0V operation
- Available in space-saving µSMD, LLP, and MSOP packages

Applications

- Mobile Phones
- PDAs
- Portable electronic devices

Typical Application





FIGURE 1. Typical Audio Amplifier Application Circuit

Boomer® is a registered trademark of National Semiconductor Corporation.


Connection Diagrams

8 Bump micro SMD




Top View
Order Number LM4879IBP, LM4879IBPX
See NS Package Number BPA08DDB

Mini Small Outline (MSOP) Package




Top View
NC = No Connect
Order Number LM4879MM
See NS Package Number MUB10A

9 Bump micro SMD




Top View
Order Number LM4879IBL, LM4879IBLX
See NS package Number BLA09AAB

8 Bump micro SMD Marking




Top View
X - Date Code
T - Die Traceability
G - Boomer Family
N- LM4879IBP

MSOP Marking



Top View G - Boomer Family 79-LM4879MM


9 Bump micro SMD Marking



Top View
X - Date Code
T - Die Traceability
G - Boomer Family
79 - LM4879IBL


Connection Diagrams (Continued)

9 Bump micro SMD




Top View
Order Number LM4879ITL, LM4879ITLX
See NS package Number TLA09AAA

Leadless Leadframe Package (LLP)



Top View Order Number LM4879SD See NS Package Number SDC08A

9 Bump micro SMD Marking



Top View
X - Date Code
T - Die Traceability
G - Boomer Family
B3 - LM4879ITL

LLP Marking



200243B6

Top View
N - NS Logo
U - Fab Code
Z - Assembly Plant Code
XY - Date Code
TT - Die Traceability
L4879SD - LM4879SD

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 9) 6.0V
Storage Temperature -65°C to +150°C
Input Voltage -0.3V to V_{DD} +0.3V
Power Dissipation (Note 3) Internally Limited
ESD Susceptibility (Note 4) 2000V
ESD Susceptibility (Note 5) 200V
Junction Temperature 150°C

Thermal Resistance

 $\begin{array}{lll} \theta_{JA} \ (BPA08DDB) & 220 \, ^{\circ}\text{C/W} \ (Note \ 10) \\ \theta_{JA} \ (SDC08A) & 64 \, ^{\circ}\text{C/W} \ (Note \ 12) \\ \theta_{JA} \ (TLA09AAA) & 180 \, ^{\circ}\text{C/W} \ (Note \ 10) \\ \theta_{JA} \ (BLA09AAB) & 180 \, ^{\circ}\text{C/W} \ (Note \ 10) \\ \theta_{JC} \ (MUB10A) & 56 \, ^{\circ}\text{C/W} \\ \theta_{JA} \ (MUB10A) & 190 \, ^{\circ}\text{C/W} \end{array}$

Operating Ratings

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le 85^{\circ}C$ Supply Voltage $2.2V \le V_{DD} \le 5.5V$

Electrical Characteristics $V_{DD} = 5V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM4879		Heite
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Notes 7, 8)	(Lillins)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, 8\Omega BTL$	5	10	mA (max)
I _{SD}	Shutdown Current	$V_{\text{shutdown}} = \text{GND}$	0.1	2.0	μA (max)
Vos	Output Offset Voltage		5	40	mV (max)
Po	Output Power	THD+N = 1% (max); f = 1kHz	1.1	0.9	W (min)
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.4$ Wrms; $f = 1$ kHz	0.1		%
PSRR	Power Supply Rejection Ratio	V_{ripple} = 200mVsine p-p, C_B = 1.0µF Input terminated with 10 Ω to ground	68 (f = 1kHz) 62 (f = 217Hz)	55	dB (min)
V _{SDIH}	Shutdown High Input Voltage			1.4	V (min)
V _{SDIL}	Shutdown Low Input Voltage			0.4	V (max)
T _{WU}	Wake-up Time	$C_B = 1.0 \mu F$	80	110	ms (max)
N _{OUT}	Output Noise	A-Weighted; Measured across 8Ω BTL Input terminated with 10Ω to ground	26		μV _{RMS}

Electrical Characteristics $V_{DD} = 3.0V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM4	1879	l lastes
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Notes 7, 8)	(Lillins)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, 8\Omega BTL$	4.5	9	mA (max)
I _{SD}	Shutdown Current	V _{shutdown} = GND	0.1	2.0	μA (max)
V _{os}	Output Offset Voltage		5	40	mV (max)
P _o	Output Power	THD+N = 1% (max); f = 1kHz	350	320	mW
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.15Wrms$; $f = 1kHz$	0.1		%
		$V_{ripple} = 200 \text{mVsine p-p, C}_{B} =$	68 (f = 1kHz)		
PSRR	Power Supply Rejection Ratio	1.0μF	62 (f =	55	dB (min)
1 01111	l ower supply rejection reads	Input terminated with 10Ω to	217Hz)	33	ab (IIIII)
		ground			
V _{SDIH}	Shutdown High Input Voltage			1.4	V (min)
V _{SDIL}	Shutdown Low Input Voltage			0.4	V (max)
T _{WU}	Wake-up Time	C _B = 1.0µF	80	110	ms (max)

Electrical Characteristics $V_{DD} = 3.0V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A =$ 25°C. (Continued)

			LM4879		Units
Symbol	Parameter	Conditions	Typical	Limit	(Limits)
			(Note 6)	(Notes 7, 8)	(Lillits)
N _{OUT}	Output Noise	A-Weighted; Measured across 8Ω BTL Input terminated with 10Ω to ground	26		μV _{RMS}

Electrical Characteristics $V_{DD} = 2.6V$ (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM4879		l laste
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Notes 7, 8)	(Lillits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, 8\Omega BTL$	3.5		mA
I _{SD}	Shutdown Current	$V_{\text{shutdown}} = \text{GND}$	0.1		μΑ
Vos	Output Offset Voltage		5		mV
		THD+N = 1% (max); $f = 1kHz$			
Po	Output Power	$R_L = 8\Omega$	250		mW
		$R_L = 4\Omega$	350		IIIVV
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.1Wrms; f = 1kHz$	0.1		%
PSRR	Davier Cumply Dejection Detic	$V_{ripple} = 200 \text{mVsine p-p, } C_B =$	55 (f = 1kHz)		
		1.0µF	55 (f =		dB
FONT	Power Supply Rejection Ratio	Input terminated with 10Ω to	217Hz)		uБ
		ground			

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum $allowable\ power\ dissipation\ is\ P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}\ or\ the\ number\ given\ in\ Absolute\ Maximum\ Ratings,\ whichever\ is\ lower.\ For\ the\ LM4879,\ see\ power\ derating$ curves for additional information.


- Note 4: Human body model, 100pF discharged through a $1.5k\Omega$ resistor.
- Note 5: Machine Model, 220pF-240pF discharged through all pins.
- Note 6: Typicals are measured at 25°C and represent the parametric norm.
- Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 8: For micro SMD only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase I_{SD} by a maximum of 2μA.
- Note 9: If the product is in shutdown mode, and V_{DD} exceeds 6V (to a max of 8V V_{DD}), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10ma, then the part will be protected. If the part is enabled when V_{DD} is above 6V, circuit performance will be curtailed or the part may be permanently damaged.
- Note 10: All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance.
- Note 11: Maximum power dissipation (PDMAX) in the device occurs at an output power level significantly below full output power. PDMAX can be calculated using Equation 1 shown in the Application section. It may also be obtained from the power dissipation graphs.
- **Note 12:** The stated θ_{IA} is achieved when the LLP package's DAP is soldered to a 4in^2 copper heatsink plain.

External Components Description (Figure 1)


Components		Functional Description		
1.	R _i	Inverting input resistance which sets the closed-loop gain in conjunction with R _f . This resistor also forms a		
		high pass filter with C_i at $f_C = 1/(2\pi R_i C_i)$.		
2.	Ci	Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a		
		highpass filter with R_i at $f_c = 1/(2\pi R_i C_i)$. Refer to the section, Proper Selection of External Components ,		
		for an explanation of how to determine the value of C _i .		
3.	R _f	Feedback resistance which sets the closed-loop gain in conjunction with R _i .		
4.	Cs	Supply bypass capacitor which provides power supply filtering. Refer to the Power Supply Bypassing		
		section for information concerning proper placement and selection of the supply bypass capacitor.		
5.	Св	Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of External		
		Components, for information concerning proper placement and selection of C _B .		

Typical Performance Characteristics


THD+N vs Frequency V_{DD} = 5V, R_L = 8 Ω , PWR = 250mW




THD+N vs Frequency V_{DD} = 2.6V, R_L = 8 Ω , PWR = 100mW



THD+N vs Power Out $V_{DD} = 5V$, $R_L = 8\Omega$, f = 1kHz




THD+N vs Frequency $\label{eq:VDD} {\rm V_{DD}=3V,\,R_L=8\Omega,\,PWR=150mW}$




20024338


THD+N vs Frequency $\label{eq:VDD} \mbox{V}_{\mbox{DD}} = \mbox{2.6V}, \mbox{ R}_{\mbox{L}} = \mbox{4}\Omega, \mbox{ PWR} = \mbox{100mW}$




THD+N vs Power Out V_{DD} = 3V, R_L = 8 Ω , f = 1kHz




THD+N vs Power Out $\label{eq:VDD} \text{V}_{\text{DD}} = \text{2.6V}, \, \text{R}_{\text{L}} = \text{8}\Omega, \, \text{f} = \text{1kHz}$




Power Supply Rejection Ratio $V_{DD} = 5V$




Power Supply Rejection Ratio $V_{DD} = 2.6V$




THD+N vs Power Out $\label{eq:VDD} \textbf{V}_{\text{DD}} = \textbf{2.6V}, \, \textbf{R}_{\text{L}} = \textbf{4}\Omega, \, \textbf{f} = \textbf{1kHz}$




Power Supply Rejection Ratio $V_{DD} = 3V$




Power Dissipation vs Output Power $V_{DD} = 5V$







Power Dissipation vs Output Power (LLP Package) $V_{DD} = 5V$




Power Derating - 8 Bump μ SMD $P_{DMAX} = 670mW$ $V_{DD} = 5V, R_L = 8\Omega$




Power Dissipation vs Output Power V_{DD} = 2.6V




Power Derating - MSOP
PDMAX = 670mW




Power Derating - 9 Bump μ SMD $P_{DMAX} = 670mW$







Output Power vs Supply Voltage




Clipping (Dropout) Voltage vs Supply Voltage




Output Power vs Supply Voltage




Output Power vs Load Resistance




Supply Current Shutdown Voltage




Shutdown Hysterisis Voltage




Shutdown Hysterisis Voltage $V_{DD} = 2.6V$




Frequency Response vs Input Capacitor Size



Shutdown Hysterisis Voltage $V_{\rm DD} = 3V$



Open Loop Frequency Response



20024354

Application Information

BRIDGE CONFIGURATION EXPLANATION

As shown in *Figure 1*, the LM4879 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of $R_{\rm f}$ to $R_{\rm i}$ while the second amplifier's gain is fixed by the two internal 20 $k\Omega$ resistors. *Figure 1* shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f/R_i)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the **Audio Power Amplifier Design** section.

A bridge configuration, such as the one used in LM4879, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4879 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4*(V_{DD})^2/(2\pi^2R_L)$$
 (1)

It is critical that the maximum junction temperature (T_{JMAX}) of 150°C is not exceeded. T_{JMAX} can be determined from the power derating curves by using P_{DMAX} and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced from a free air value of 150°C/W, resulting in higher P_{DMAX} . Additional copper foil can be added to any of the leads connected to the LM4879. It is especially effective when connected to V_{DD} , GND, and the output pins. Refer to the application information on the LM4879 reference design board for an example of good heat sinking. If T_{JMAX} still exceeds 150°C, then additional changes must be made. These changes can include re-

duced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the **Typical Performance Characteristics** curves for power dissipation information for different output powers and output loading.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10 μF tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4879. The selection of a bypass capacitor, especially $C_{\rm B}$, is dependent upon PSRR requirements, click and pop performance (as explained in the section, **Proper Selection of External Components**), system cost, and size constraints.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4879 contains a shutdown pin to externally turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the shutdown pin. By switching the shutdown pin to ground, the LM4879 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than $0.4V_{\rm DC}$, the idle current may be greater than the typical value of $0.1\mu A$. (Idle current is measured with the shutdown pin tied to ground).

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry to provide a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-up resistor. When the switch is closed, the shutdown pin is connected to ground which disables the amplifier. If the switch is open, then the external pull-up resistor to $V_{\rm DD}$ will enable the LM4879. This scheme guarantees that the shutdown pin will not float thus preventing unwanted state changes.

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4879 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4879 is unity-gain stable which gives the designer maximum system flexibility. The LM4879 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1 Vrms are available from sources such as audio codecs. Please refer to the section, **Audio Power Amplifier Design**, for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in *Figure 1*. The input coupling capacitor, C_i , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

12

Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100 Hz to 150 Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor, $C_{\rm i}$ A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally 1/2 $V_{\rm DD}).$ This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor, $C_{\rm B}$, is the most critical component to minimize turn-on pops since it determines how fast the LM4879 turns on. The slower the LM4879's outputs ramp to their quiescent DC voltage (nominally 1/2 $V_{\rm DD}$), the smaller the turn-on pop. Choosing $C_{\rm B}$ equal to 1.0 μF along with a small value of $C_{\rm i}$ (in the range of 0.1 μF to 0.39 μF), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with $C_{\rm B}$ equal to 0.1 μF , the device will be much more susceptible to turn-on clicks and pops. Thus, a value of $C_{\rm B}$ equal to 1.0 μF is recommended in all but the most cost sensitive designs.

AUDIO POWER AMPLIFIER DESIGN

A 1W/8 Ω Audio Amplifier

Given:

Power Output	1 Wrms
Load Impedance	Ω 8
Input Level	1 Vrms
Input Impedance	20 kΩ
Bandwidth	100 Hz-20 kHz ± 0.25 dB

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the **Typical Per-**

formance Characteristics section, the supply rail can be easily found. A second way to determine the minimum supply rail is to calculate the required $V_{\rm opeak}$ using Equation 2 and add the output voltage. Using this method, the minimum supply voltage would be $(V_{\rm opeak} + (V_{\rm OD_{TOP}} + V_{\rm OD_{BOT}}))$, where $V_{\rm OD_{BOT}}$ and $V_{\rm OD_{TOP}}$ are extrapolated from the Dropout Voltage vs Supply Voltage curve in the Typical Performance Characteristics section.

$$V_{\text{opeak}} = \sqrt{(2R_{L}P_{0})}$$
 (2)

5V is a standard voltage, in most applications, chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4879 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 3.

$$A_{VD} \ge \sqrt{(P_0 R_L)}/(V_{IN}) = V_{orms}/V_{inrms}$$

$$A_{VD} = (R_f/R_i) 2$$
(3)

From Equation 3, the minimum A_{VD} is 2.83; use $A_{VD} = 3$.

Since the desired input impedance was 20 k Ω , and with a A_{VD} of 3, a ratio of 1.5:1 of R_f to R_i results in an allocation of R_i = 20 k Ω and R_f = 30 k Ω . The final design step is to address the bandwidth requirements which must be stated as a pair of –3 dB frequency points. Five times away from a –3 dB point is 0.17 dB down from passband response which is better than the required ±0.25 dB specified.

$$f_L = 100 \text{ Hz/5} = 20 \text{ Hz}$$

 $f_H = 20 \text{ kHz} * 5 = 100 \text{ kHz}$

As stated in the **External Components** section, R_i in conjunction with C_i create a highpass filter.

$$C_i \ge 1/(2\pi^*20 \text{ k}\Omega^*20 \text{ Hz}) = 0.397 \text{ }\mu\text{F}; \text{ use } 0.39 \text{ }\mu\text{F}$$

The high frequency pole is determined by the product of the desired frequency pole, $f_{\rm H},$ and the differential gain, $A_{\rm VD}.$ With a $A_{\rm VD}=3$ and $f_{\rm H}=100$ kHz, the resulting GBWP = 300 kHz which is much smaller than the LM4879 GBWP of 10 MHz. This figure displays that if a designer has a need to design an amplifier with a higher differential gain, the LM4879 can still be used without running into bandwidth limitations.




FIGURE 2. HIGHER GAIN AUDIO AMPLIFIER

The LM4879 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor (C4) may be needed as shown in Figure 2 to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that elimi-

nates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of R_3 and C_4 will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is $\mathsf{R}_3=20k\Omega$ and $\mathsf{C}_4=25\text{pf}$. These components result in a -3dB point of approximately 320 kHz.




FIGURE 3. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4879




FIGURE 4. REFERENCE DESIGN BOARD and LAYOUT - micro SMD






FIGURE 5. REFERENCE DESIGN BOARD and PCB LAYOUT GUIDELINES - MSOP & SO Boards

LM4879 micro SMD BOARD ARTWORK

Silk Screen




Bottom Layer




20024359

Inner Layer $V_{\rm DD}$




20024361

Top Layer



20024358


Inner Layer Ground



20024360


LM4879 MSOP DEMO BOARD ARTWORK

Silk Screen




20024365

Top Layer



20024366

Bottom Layer




2002436

TABLE 1. Mono LM4879 Reference Design Boards Bill of Material for all 3 Demo Boards

Item	Part Number	Part Description	Qty	Ref Designator
1	551011208-001	LM4879 Mono Reference Design Board	1	
10	482911183-001	LM4879 Audio AMP	1	U1
20	151911207-001	Tant Cap 1uF 16V 10	1	C1
21	151911207-002	Cer Cap 0.39uF 50V Z5U 20% 1210	1	C2
25	152911207-001	Tant Cap 1.0uF 16V 10	1	C3
30	472911207-001	Res 20K Ohm 1/10W 5	3	R1, R2, R3
35	210007039-002	Jumper Header Vertical Mount 2X1 0.100	2	J1, J2


LM4879 LLP DEMO BOARD ARTWORK

Silk Screen




200243C2

Top Layer



200243C

Bottom Layer



200243C

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

General Mixed Signal Layout Recommendation

Power and Ground Circuits

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will take require a greater amount of design time but will not increase the final price of the board. The only extra parts required may be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing high frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.


Placement of Digital and Analog Components

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.


Physical Dimensions inches (millimeters) unless otherwise noted



Note: Unless otherwise specified.


- 1. Epoxy coating.
- 2. 63Sn/37Pb eutectic bump.
- 3. Recommend non-solder mask defined landing pad.
- 4. Pin 1 is established by lower left corner with respect to text orientation pins are numbered counterclockwise.
- 5. Reference JEDEC registration MO-211, variation BC.

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Note: Unless otherwise specified.

- 1. Epoxy coating.
- 2. 63Sn/37Pb eutectic bump.
- 3. Recommend non-solder mask defined landing pad.
- 4. Pin 1 is established by lower left corner with respect to text orientation pins are numbered counterclockwise.
- 5. Reference JEDEC registration MO-211, variation BC.



Order Number LM4879SD NS Package Number SDC08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) SYMM Q DIMENSIONS ARE IN MILLIMETERS DIMENSIONS IN () FOR REFERENCE ONLY В LAND PATTERN RECOMMENDATION C — 0.125 -Вимр -BUMP A1 CORNER 0.265 À SILICON-9X Ø 0.335 (0.005 C AS BS TLA09XXX (Rev C) 9-Bump micro SMD Order Number LM4879ITL LM4879ITLX **NS Package Number TLA09AAA** $X1 = 1.514 \pm 0.03$ $X2 = 1.514 \pm 0.03$ $X3 = 0.60 \pm 0.075$ В .118±.004 [3±0.1] (.189) [4.8] .193±.006 [4.9±0.15] .118±.004 [3±0.1] PIN 1 ID-NOTE 2 LAND PATTERN RECOMMENDATION 8X [.0197 [0.5] R.005 TYP [0.13] △ .004 [0.1] A

.009⁺.004 [0.23⁺0.10] .007±.002 TYP [0.18±0.05] .002-.006 TYP [0.06-0.15] .021 ± .005 [0.53 ± 0.12] SEATING PLANE ⊕ .002 [0.05]M BS CS (.0375) [0.953]

CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN () FOR REFERENCE ONLY

MUB10A (Rev B)

MSOP Order Number LM4879MM **NS Package Number MUB10A**

24

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.cor

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560