## MC10H186

## Hex D Master-Slave <br> Flip-Flop with Reset

* A clock H is a clock transition from a low to a high state. DIP
PIN ASSIGNMENT DIP
PIN ASSIGNMENT

Pin assignment is for Dual-in-Line Package
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

|  | MARKING DIAGRAMS* |
| :---: | :---: |
|  |  |
| CDIP-16 <br> L SUFFIX <br> CASE 620A |  |



## Description

The MC10H186 is a hex D type flip-flop with common reset and clock lines. This MECL $10 \mathrm{H}^{\mathrm{TM}}$ part is a functional/pinout duplication of the standard MECL $10 \mathrm{~K}^{\mathrm{TM}}$ family part, with $100 \%$ improvement in clock toggle frequency and propagation delay and no increase in power-supply current.

## Features

- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible
- $\mathrm{Pb}-$ Free Packages are Available*


## CLOCKED TRUTH TABLE

| $R$ | $C$ | $D$ | Qn+1 |
| :--- | :--- | :--- | :---: |
| $L$ | $L$ | $X$ | Qn |
| $L$ | $H^{*}$ | $L$ | $L$ |
| $L$ | $H^{*}$ | $H$ | $H$ |
| $H$ | $L$ | $X$ | $L$ |



## MC10H186

Table 1. MAXIMUM RATINGS

| Symbol | Characteristic | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{EE}}$ | Power Supply $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | -8.0 to 0 | Vdc |
| $\mathrm{V}_{\mathrm{I}}$ | Input Voltage $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | 0 to $\mathrm{V}_{\mathrm{EE}}$ | Vdc |
| $\mathrm{I}_{\text {out }}$ | Output Current- Continuous <br> - Surge | 100 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{Stg}}$ | Storage Temperature Range - Plastic |  |  |
| - Ceramic |  |  |  |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 2. ELECTRICAL CHARACTERISTICS ( $\mathrm{VEE}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$ ) (See Note 1.)

| Symbol | Characteristic | $0^{\circ}$ |  | $25^{\circ}$ |  | $75^{\circ}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{I}_{\mathrm{E}}$ | Power Supply Current | - | 121 | - | 110 | - | 121 | mA |
| linH | Input Current High <br> Pins 5,6,7,10,11,12 <br> Pin 9 <br> Pin 1 | - | $\begin{gathered} 430 \\ 670 \\ 1250 \end{gathered}$ | - | $\begin{aligned} & 265 \\ & 420 \\ & 765 \end{aligned}$ | - | $\begin{aligned} & 265 \\ & 420 \\ & 765 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {inL }}$ | Input Current Low | 0.5 | - | 0.5 | - | 0.3 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| $\mathrm{V}_{\mathrm{IH}}$ | High Input Voltage | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| $\mathrm{V}_{\text {IL }}$ | Low Input Voltage | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

1. Each MECL 10 H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a $50 \Omega$ resistor to -2.0 V .

Table 3. AC PARAMETERS

| Symbol | Characteristic | $0{ }^{\circ}$ |  | $25^{\circ}$ |  | $75^{\circ}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay | 0.7 | 3.0 | 0.7 | 3.0 | 0.7 | 3.0 | ns |
| $\mathrm{t}_{\text {set }}$ | Set-up Time | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| thold | Hold Time | 1.0 | - | 1.0 | - | 1.0 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | 0.7 | 2.6 | 0.7 | 2.6 | 0.7 | 2.6 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | 0.7 | 2.6 | 0.7 | 2.6 | 0.7 | 2.6 | ns |
| $\mathrm{f}_{\text {tog }}$ | Toggle Frequency | 250 | - | 250 | - | 250 | - | MHz |
| trr | Reset Recovery Time ( $\mathrm{t}_{1-9+}$ ) | 3.0 | - | 3.0 | - | 3.0 | - | ns |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

## MC10H186

## APPLICATION INFORMATION

The MC10H186 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus outputs may change only on a positive-going Clock transition. A change
in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device. A common Reset is included in this circuit. THE RESET ONLY FUNCTIONS WHEN THE CLOCK IS LOW.

## LOGIC DIAGRAM



ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC10H186FN | PLLC-20 | 46 Units / Rail |
| MC10H186FNG | PLLC-20 <br> (Pb-Free) | 46 Units / Rail |
| MC10H186FNR2 | PLLC-20 | 500 / Tape \& Reel |
| MC10H186FNR2G | PLLC-20 <br> (Pb-Free) | 500 / Tape \& Reel |
| MC10H186L | CDIP-16 | 25 Unit / Rail |
| MC10H186P | PDIP-16 | 25 Unit / Rail |
| MC10H186PG | PDIP-16 <br> (Pb-Free) | 25 Unit / Rail |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10H186

## PACKAGE DIMENSIONS

20 LEAD PLLC
CASE 775-02
ISSUE E


VIEW S


NOTES:

1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. DIMENSIONS IN INCHES
3. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
4. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE
5. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
6. DIMENSIONS IN THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR TO BE GREATER THAN 0.037 (0.940). THE DAMBAR
INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO INTRUSION(S) SHALL NOT CAUSE
BE SMALLER THAN 0.025 (0.635).

## MC10H186

## PACKAGE DIMENSIONS

CERAMIC DIP PACKAGE
CASE 620A-01


NOTES:

1. DIMENSIONING AND TOLERANGING PER ASME Y14.5M, 1994.
2. DIMENSIONLTO CENTER OF LEAD WHEN FORMED PARALLEL.
3. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
5 THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.750 | 0.785 | 19.05 | 19.93 |
| B | 0.240 | 0.295 | 6.10 | 7.49 |
| C | --- | 0.200 | --- | 5.08 |
| D | 0.015 | 0.020 | 0.39 | 0.50 |
| E | 0.050 BSC |  | 1.27 BSC |  |
| F | 0.055 | 0.065 | 1.40 | 1.65 |
| G | 0.100 BSC |  | 2.54 BSC |  |
| H | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.125 | 0.170 | 3.18 | 4.31 |
| L | 0.300 BSC |  | 7.62 BSC |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | 0.020 | 0.040 | 0.51 | 1.01 |

## notes:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.
CONTROLING DIMENSION: INCH.
3. DIIMENSION LTO CENTER OF LEADS WHEN

FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

ROUNDED CORNERS OPTIONAL.

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.740 | 0.770 | 18.80 | 19.55 |
| B | 0.250 | 0.270 | 6.35 | 6.85 |
| C | 0.145 | 0.175 | 3.69 | 4.44 |
| D | 0.015 | 0.021 | 0.39 | 0.53 |
| F | 0.040 | 0.70 | 1.02 | 1.77 |
| G | 0.100 BSC |  | 2.54 BSC |  |
| H | 0.050 BSC |  | 1.27 BSC |  |
| J | 0.008 | 0.015 | 0.21 |  |
| K | 0.110 | 0.130 | 2.80 | 0.38 |
| L | 0.295 | 0.305 | 7.50 | 7.74 |
| M | $0^{\circ}$ | $10^{\circ}$ | 0 | 0 |
| S | 0.020 | 0.040 | 0.51 | $10^{\circ}$ |

MECL 10H and MECL 10K are trademarks of Motorola, Inc.

> ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

