

March 1993 Revised November 1999

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

General Description

The 74ACTQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q,\overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

The ACTQ74 utilizes Fairchild Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Asynchronous Inputs:

LOW input to \overline{S}_D (Set) sets Q to HIGH level LOW input to \overline{C}_D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Features


- I_{CC} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- 4 kV minimum ESD immunity
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74ACTQ74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering form.

Connection Diagram



Pin Descriptions

Pin Names	Description				
D_1, D_2	Data Inputs				
D_1 , D_2 CP_1 , CP_2	Clock Pulse Inputs				
\overline{C}_{D1} , \overline{C}_{D2}	Direct Clear Inputs				
\overline{S}_{D1} , \overline{S}_{D2}	Direct Set Inputs				
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs				

FACT™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation

DS010920


Truth Table


(Each Half)

	Inp	Outputs			
S _D	CD	СР	D	Q	σ
L	Н	Х	Х	Н	L
Н	L	X	X	L	Н
L	L	X	Х	Н	Н
Н	Н	~	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Х	Q_0	\overline{Q}_0


- $\begin{array}{l} H = \text{HIGH Voltage Level} \\ L = \text{LOW Voltage Level} \\ X = \text{Immaterial} \\ \nearrow = \text{LOW-to-HIGH Clock Transition} \\ Q_0(\overline{Q}_0) = \text{Previous Q}(\overline{Q}) \text{ before LOW-to-HIGH Transition of Clock} \end{array}$

Logic Symbols






IEEE/IEC



Block Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_{I} = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) -0.5 V to $\text{V}_{\text{CC}} + 0.5 \text{V}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA Storage Temperature (T_{STG}) DC Latch-Up Source or Sink Current

Junction Temperature (T_J) PDIP 140°C

Recommended Operating Conditions

4.5V to 5.5V Supply Voltage (V_{CC}) 0V to V_{CC} Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) -40°C to +85°C Operating Temperature (T_A)

Minimum Input Edge Rate ΔV/Δt

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its -65°C to +150°C power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifi-± 300 mA cations.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Symbol	Farameter	(V)	Тур	Gu	aranteed Limits	Ullits	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} - 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} - 0.1V	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I - 50 A	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
		4.5		3.86	3.76		$V_{IN} = V_{IL}$ or V_{IH}	
		5.5		4.86	4.76	V	$I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	Ι _{ΟΙΙΤ} = 50 μΑ	
	Output Voltage	5.5	0.001	0.1	0.1	v	ΙΟυΤ = 30 μΑ	
		4.5		0.36	0.44		$V_{IN} = V_{IL}$ or V_{IH}	
		5.5		0.36	0.44	V	I _{OL} = 24 mA I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
l _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	J.J		± 0.5	± 5.0	μл	$V_O = V_{CC}$, GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 2)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		2.0	20.0	μΑ	$V_{IN} = V_{CC}$ or GND	
V _{OLP}	Quiet Output Maximum	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Dynamic V _{OL}	5.0	1.1	1.5		V	(Note 4)(Note 5)	
V _{OLV}	Quiet Output Minimum	F.0	0.0	-1.2		V	Figure 1, Figure 2	
	Dynamic V _{OL} 5.0 -0.6 -1.2		-1.2		V	(Note 4)(Note 5)		
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)	
					I .		L	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 4: PDIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

 $\textbf{Note 6:} \ \text{Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V. Input-under-test switching: \\$ 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f=1 MHz.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			C to +85°C 50 pF	Units
		(Note 7)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	145	200		125		MHz
t _{PLH}	Propagation Delay	5.0	3.0	7.0	8.5	3.0	9.0	ns
t _{PHL}	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	3.0	5.0	7.0	0.5	3.0	3.0	113
t _{PLH}	Propagation Delay	5.0	3.0	6.5	8.0	3.0	8.6	ns
t _{PHL}	CP_n to Q_n or \overline{Q}_n	5.0	3.0	0.5	6.0	3.0	0.0	115
t _{OSLH}	Output to Output	5.0		0.5	1.0		1.0	ns
toshl	Skew (Note 8)	3.0		0.5	1.0		1.0	115

Note 7: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements

		V _{CC} T _A = +2		+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		
Symbol	Parameter	(V)	$C_L = 50 pF$		C _L = 50 pF	Units	
		(Note 9)	Тур	Guarai	nteed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP _n	5.0	1.0	3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW D _n to CP _n	5.0	-0.5	1.5	1.5	ns	
t _W	CP_n or \overline{C}_Dn or \overline{S}_Dn Pulse Width	5.0	3.0	4.0	4.0	ns	
t _{REC}	Recovery Time \overline{C}_{Dn} or \overline{S}_{Dn} to CP	5.0	-2.5	1.5	1.5	ns	

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0V

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



V_{OHV} and V_{OLP} are measured with respect to ground reference.

Input pulses have the following characteristics: f = 1 MHz, $t_r = 3 \text{ ns}$, $t_r = 3 \text{ ns}$,

FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

V_{OLP}/V_{OLV} and V_{OHP}/V _{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case transition for active and enable.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns.
 Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128)0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 0.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.325 ^{+0.040} -0.015 8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com