FAIRCHILD

SEMICONDUCTOR

74F825 8-Bit D-Type Flip-Flop

General Description

The 74F825 is an 8-bit buffered register. It has Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included in the 74F825 are multiple enables that allow multi-user control of the interface.

Features

- 3-STATE output
- Clock enable and clear
- Multiple output enables


April 1988

74F825 8-Bit D-Type Flip-Flop

Ordering Code:

| Order Number | Package Number | Package Description | | | | | |
|------------------------|---|---|--|--|--|--|--|
| 74F825SC | M24B | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide | | | | | |
| 74F825SPC | N24C | 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | | | | | |
| Devices also available | Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. | | | | | | |

Logic Symbols



Connection Diagram

| | | . , | |
|------------------|--------|----------------|---------------------|
| | 1 | \bigcirc | 24 V _{CC} |
| OE2- | 2 | | 23 - OE3 |
| D ₀ - | 3 | | 22 00 |
| D1 | 4 | | 21 01 |
| D ₂ - | 5 | | 20 02 |
| D3- | 6 | | · · · · · |
| - | 7 | | 5 |
| D4 - | 7 8 | | - |
| D ₅ — | | | 17 — 0 ₅ |
| D ₆ - | 9 | | 16 — 0 ₆ |
| D7- | 10 | | 15 0 ₇ |
| CLR - | 11 | | 14 — EN |
| GND — | 12 | | 13 CP |
| | | | |
| | | | |

© 2000 Fairchild Semiconductor Corporation DS009597

74F825

Unit Loading/Fan Out

| Pin Names | Description | U.L. | Input I _{IH} /I _{IL} | |
|---|----------------------|---------------|---|--|
| Pin Names | Description | HIGH/LOW | Output I _{OH} /I _{OL} | |
| D ₀ –D ₇ | Data Inputs | 1.0/1.0 | 20 μA/–0.6 mA | |
| O ₀ –O ₇ | 3-STATE Data Outputs | 150/40 (33.3) | -3 mA/24 mA (20 mA) | |
| $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$ | Output Enable Input | 1.0/1.0 | 20 μA/–0.6 mA | |
| EN | Clock Enable | 1.0/1.0 | 20 μA/–0.6 mA | |
| CLR | Clear | 1.0/1.0 | 20 μA/–0.6 mA | |
| CP | Clock Input | 1.0/2.0 | 20 μA/–1.2 mA | |

Functional Description


The 74F825 consists of eight D-type edge-triggered flip-flops. This device has 3-STATE true outputs and is organized in broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the \overline{OE} LOW the contents of the flip-flops are available at the outputs. When the \overline{OE} is HIGH, the \underline{OE} input does not affect the state of the flip-flops. The 74F825 has Clear (\overline{CLR}) and Clock Enable (EN) pins.

When the $\overline{\text{CLR}}$ is LOW and the $\overline{\text{OE}}$ is LOW the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the $\overline{\text{EN}}$ is HIGH the outputs do not change state, regardless of the data or clock input transitions.

Function Table

| | Inp | outs | | | Internal | Output | Function | | |
|-------|--|------|----|---|----------|--------|-------------------|--|--|
| OE | CLR | EN | СР | D | Q | 0 | Function | | |
| Н | Н | L | Н | Х | NC | Z | Hold | | |
| н | н | L | L | Х | NC | Z | Hold | | |
| н | н | Н | Х | Х | NC | Z | Hold | | |
| L | н | Н | Х | Х | NC | NC | Hold | | |
| н | L | Х | Х | Х | н | Z | Clear | | |
| L | L | Х | Х | Х | н | L | Clear | | |
| н | н | L | ~ | L | н | Z | Load | | |
| н | н | L | ~ | Н | L | Z | Load | | |
| L | н | L | ~ | L | н | L | Data Available | | |
| L | н | L | ~ | Н | L | н | Data Available | | |
| L | н | L | н | Х | NC | NC | No Change in Data | | |
| L | н | L | L | х | NC | NC | No Change in Data | | |
| L = L | L = LOW Voltage Level Z = High Impedance | | | | | | | | |

H = HIGH Voltage Level X = Immaterial Z = High Impedance \checkmark = LOW-to-HIGH Transition NC = No Change



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F825

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

| in LOW State (Max) | twice the rated I_{OL} (mA) |
|--------------------|-------------------------------|
| | |

| Symbol | Parameter | | Min | Тур | Max | Units | V _{cc} | Conditions | |
|------------------|------------------------------|---------------------|------|-----|------|-------|-----------------|------------------------------------|--|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a HIGH Signa | |
| VIL | Input LOW Voltage | | | | 0.8 | V | | Recognized as a LOW Signa | |
| V _{CD} | Input Clamp Diode Voltage | | | | -1.2 | V | Min | I _{IN} = -18 mA | |
| V _{OH} | Output HIGH | 10% V _{CC} | 2.5 | | | | | I _{OH} = -1 mA | |
| | Voltage | 10% V _{CC} | 2.4 | | | v | Min | $I_{OH} = -3 \text{ mA}$ | |
| | | 5% V _{CC} | 2.7 | | | v | IVIIN | $I_{OH} = -1 \text{ mA}$ | |
| | | 5% V _{CC} | 2.7 | | | | | $I_{OH} = -3 \text{ mA}$ | |
| V _{OL} | Output LOW Voltage | 10% V _{CC} | | | 0.5 | V | Min | I _{OL} = 24 mA | |
| I _{IH} | Input HIGH | | | | 5.0 | | Max | V _{IN} = 2.7V | |
| | Current | | | | 5.0 | μΑ | IVIAX | $v_{IN} = 2.7 v$ | |
| I _{BVI} | Input HIGH Current | | | | 7.0 | μA | Max | V _{IN} = 7.0V | |
| | Breakdown Test | | | | 7.0 | μΑ | IVIAX | v _{IN} = 7.00 | |
| I _{CEX} | Output HIGH | | | | 50 | μA | Max | $V_{OUT} = V_{CC}$ | |
| | Leakage Current | | | | 50 | μΑ | IVIAX | V _{OUT} = V _{CC} | |
| V _{ID} | Input Leakage | | 4.75 | | | V | 0.0 | I _{ID} = 1.9 μA | |
| | Test | | 4.75 | | | v | 0.0 | All Other Pins Grounded | |
| l _{OD} | Output Leakage | | | | 3.75 | ۸ | 0.0 | $V_{IOD} = 150 \text{ mV}$ | |
| | Circuit Current | | | | 3.75 | μΑ | 0.0 | All Other Pins Grounded | |
| IIL | Input LOW Current | | | | -0.6 | mA | Max | $V_{IN} = 0.5V$ | |
| I _{OZH} | Output Leakage Current | | | | 50 | μA | Max | $V_{OUT} = 2.7V$ | |
| I _{OZL} | Output Leakage Current | | | | -50 | μA | Max | $V_{OUT} = 0.5V$ | |
| los | Output Short-Circuit Current | | -60 | | -150 | mA | Max | $V_{OUT} = 0V$ | |
| I _{ZZ} | Buss Drainage Test | | | | 500 | μA | 0.0V | V _{OUT} = 5.25V | |
| I _{CCZ} | Power Supply Current | | | 75 | 90 | mA | Max | $V_{O} = HIGH Z$ | |

DC Electrical Characteristics


74F825

AC Electrical Characteristics

| Symbol | Parameter | | $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ | | | $\label{eq:T_A} \begin{split} T_A &= -55^\circ C \ to \ +125^\circ C \\ V_{CC} &= +5.0V \\ C_L &= 50 \ pF \end{split}$ | | $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ | |
|------------------|--|-----|---|------|-----|--|-----|--|-----|
| | | Min | Тур | Max | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | 100 | 160 | | 60 | | 70 | | MHz |
| t _{PLH} | Propagation Delay | 2.0 | 6.5 | 9.5 | 2.0 | 10.5 | 2.0 | 10.5 | |
| t _{PHL} | CP to O _n | 2.0 | 6.6 | 9.5 | 2.0 | 10.5 | 2.0 | 10.5 | ns |
| t _{PHL} | Propagation Delay CLR to O _n | 4.0 | 7.4 | 12.0 | 4.0 | 13.0 | 4.0 | 13.0 | ns |
| t _{PZH} | Output Enable Time | 2.0 | 6.5 | 10.5 | 2.0 | 13.0 | 2.0 | 11.5 | |
| t _{PZL} | OE to On | 2.0 | 6.6 | 10.5 | 2.0 | 13.0 | 2.0 | 11.5 | |
| t _{PHZ} | Output Disable TIme | 1.5 | 3.5 | 7.0 | 1.0 | 7.5 | 1.5 | 7.5 | ns |
| t _{PLZ} | OE to On | 1.5 | 3.3 | 7.0 | 1.0 | 7.5 | 1.5 | 7.5 | |

AC Operating Requirements

| | | | +25°C | | $\textbf{T}_{\textbf{A}} = -\textbf{55}^{\circ}\textbf{C} \text{ to } +\textbf{125}^{\circ}\textbf{C}$ | | | |
|--------------------|-------------------------|-------------------|------------------|-----|--|-----|------------------|-----|
| Symbol | Parameter | V _{cc} = | $V_{CC} = +5.0V$ | | $V_{CC} = +5.0V$ | | $V_{CC} = +5.0V$ | |
| | | Min | Max | Min | Max | Min | Max | 1 |
| t _S (H) | Setup Time, HIGH or LOW | 2.5 | | 4.0 | | 3.0 | | |
| t _S (L) | D _n to CP | 2.5 | | 4.0 | | 3.0 | | ns |
| t _H (H) | Hold Time, HIGH or LOW | 2.5 | | 2.5 | | 2.5 | | 115 |
| t _H (L) | D _n to CP | 2.5 | | 2.5 | | 2.5 | | |
| t _S (H) | Setup Time, HIGH or LOW | 4.5 | | 5.0 | | 5.0 | | |
| t _S (L) | EN to CP | 2.5 | | 3.0 | | 3.0 | | ns |
| t _H (H) | Hold Time, HIGH or LOW | 2.0 | | 3.0 | | 1.0 | | 115 |
| t _H (L) | EN to CP | 0 | | 2.0 | | 0 | | |
| t _W (H) | CP Pulse Width | 5.0 | | 6.0 | | 6.0 | | ns |
| t _W (L) | HIGH or LOW | 5.0 | | 6.0 | | 6.0 | | 115 |
| t _W (L) | CLR Pulse Width, LOW | 5.0 | | 5.0 | | 5.0 | | ns |
| t _{REC} | CLR Recovery Time | 5.0 | | 5.0 | | 5.0 | | ns |



www.fairchildsemi.com

5

