## FAIRCHILD

SEMICONDUCTOR

# 74F574 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The 74F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\overline{\text{OE}}$ ). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 74F374 except for the pinouts.

#### Features

Inputs and outputs on opposite sides of package allowing easy interface with microprocessors

April 1988


Revised October 2000

- Useful as input or output port for microprocessors
- Functionally identical to 74F374
- 3-STATE outputs for bus-oriented applications

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**

ŌĒ —	1	$\bigcirc$	20	-v <sub>cc</sub>
D <sub>0</sub> —	2		19	-0 <sub>0</sub>
D <sub>1</sub> -	3		18	-0 <sub>1</sub>
D <sub>2</sub> -	4		17	-0 <sub>2</sub>
D3 —	5		16	-0 <sub>3</sub>
D4 —	6		15	_0₄
D <sub>5</sub> —	7		14	-0 <sub>5</sub>
D <sub>6</sub> -	8		13	-0 <sub>6</sub>
D7 -	9		12	-0 <sub>7</sub>
GND —	10		11	- CP
				I

© 2000 Fairchild Semiconductor Corporation DS009567

# 74F574

### **Unit Loading/Fan Out**

Din Nomes	Department	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW Outp		
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA	
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
O <sub>0</sub> –O <sub>7</sub>	3-STATE Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)	

#### **Functional Description**

The 74F574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flipflops.

#### **Function Table**


<b>I</b>	nputs		Internal	Outputs	Function
OE	СР	D	Q	0	Function
Н	Н	L	NC	Z	Hold
н	н	н	NC	Z	Hold
н	~	L	L	Z	Load
н	~	н	н	Z	Load
L	~	L	L	L	Data Available
L	~	н	н	н	Data Available
L	н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage Level L = LOW Voltage Level



X = ImmaterialZ = High Impedance<math>r = LOW-to-HIGH Transition

NC = No Change



#### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V) Standard Output 3-STATE Output Current Applied to Output

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

–0.5V to V<sub>CC</sub>

-0.5V to +5.5V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V 74F574

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max)	twice the rated $\mathrm{I}_{\mathrm{OL}}$ (mA)
DC Electrical Cha	ractoristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions		
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa		
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA		
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA		
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	I <sub>OH</sub> = -3 mA		
		5% V <sub>CC</sub>	2.7			v	IVIII	$I_{OH} = -1 \text{ mA}$		
		5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = -3 mA		
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	v	Min	L - 24 mA		
	Voltage				0.5	v	IVIII	I <sub>OL</sub> = 24 mA		
I <sub>IH</sub>	Input HIGH				5.0	۸	Max	V <sub>IN</sub> = 2.7V		
	Current				5.0	μΑ	IVIAX	$v_{IN} = 2.7 v$		
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V		
	Breakdown Test				7.0	μΛ	IVIAA	v <sub>IN</sub> = 7.0v		
I <sub>CEX</sub>	Output HIGH				50	μA	Ман	Мох	Max V <sub>OUT</sub> = V <sub>CC</sub>	V – V
	Leakage Current				50	μΑ	IVIdX	VOUT = VCC		
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA		
	Test		4.75			v	0.0	All Other Pins Grounded		
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				5.75	μΑ	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V		
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$		
I <sub>OZL</sub>	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$		
l <sub>os</sub>	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V		
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V		
I <sub>CCZ</sub>	Power Supply Current			55	86	mA	Max	$V_{O} = HIGH Z$		


3


# DC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>1</sub> = 50 pF		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100			60		70		MHz
t <sub>PLH</sub>	Propagation Delay	2.5	5.3	8.5	2.5	9.5	2.5	8.5	
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.5	5.3	8.5	2.5	9.5	2.5	8.5	ns
t <sub>PZH</sub>	Output Enable Time	3.0	5.5	9.0	2.5	10.5	2.5	10.0	
t <sub>PZL</sub>		3.0	6.0	9.0	2.5	10.5	2.5	10.0	
t <sub>PHZ</sub>	Output Disable Time	1.5	3.3	5.5	1.5	7.0	1.5	6.5	ns
t <sub>PLZ</sub>		1.5	2.8	5.5	1.5	7.0	1.5	6.5	

# AC Operating Requirements

		<b>T</b> <sub>A</sub> =	+25°C	$T_A = -55^{\circ}C$	c to +125°C	$T_A = 0^\circ C$	to +70°C	
Symbol	Parameter	V <sub>CC</sub> =	+5.0V	V <sub>CC</sub> =	+5.0V	V <sub>CC</sub> =	+5.0V	Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Set-up Time, HIGH or LOW	2.5		3.0		2.5		
t <sub>S</sub> (L)	D <sub>n</sub> to CP	2.0		2.5		2.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115
t <sub>H</sub> (L)	D <sub>n</sub> to CP	2.0		2.0		2.0		
t <sub>W</sub> (H)	CP Pulse Width	5.0		5.0		5.0		ns
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		5.0		115





6

