FAIRCHILD

SEMICONDUCTOR

74F564 Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The 74F564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ($\overline{\text{OE}}$). The information presented to the D inputs is sorted in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 74F574, but has inverted outputs.

Features

Inputs and outputs on opposite sides of package allow easy interface with microprocessors

April 1983


Revised October 2000

- Useful as input or output port for microprocessors
- Functionally identical to 74F574
- 3-STATE outputs for bus-oriented applications

Ordering Code:

Order Number	Package Number	Package Description			
74F564SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74F564PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

Logic Symbols



Connection Diagram

			_	
ŌĒ —	1	\bigcirc	20	•V
0L	1			- V _{CC}
D ₀ -	2		19	-ō _o
D1-	3		18	-ō1
D2-	4		17	•ō2
D3 -	5		16	-ō3
D4 -	6		15	ō4
D ₅ -	7		14	ō ₅
D ₆ -	8		13	ō ₆
D7 -	9		12	• 0 ₇
GND -	10		11	- CP
l				

© 2000 Fairchild Semiconductor Corporation DS009563

74F564

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
	Description	HIGH/LOW	Output I _{OH} /I _{OL}
D ₀ -D ₇	Data Inputs	1.0/1.0	20 µA/–0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
$\overline{O}_0 - \overline{O}_7$	3-STATE Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)

Functional Description

The 74F564 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Function Table


L = LOW Voltage Level

X = Immaterial

I	Inputs	;	Internal	Outputs	Function
OE	СР	D	Q	0	Function
Н	Н	L	NC	Z	Hold
н	н	Н	NC	Z	Hold
н	~	L	Н	Z	Load
н	~	Н	L	Z	Load
L	~	L	н	н	Data Available
L	~	н	L	L	Data Available
L	н	L	NC	NC	No Change in Data
L	н	Н	NC	NC	No Change in Data
H = HIGH	Voltage	e Level	Z	= High Impe	dance

LOW-to-HIGH Transition
NC = No Change

Logic Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

-65°C to +150°C $-55^{\circ}C$ to $+125^{\circ}C$ $-55^{\circ}C$ to $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$

+4.5V to +5.5V

74F564

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC}	2.5 2.4					$I_{OH} = -1 \text{ mA}$
	voltage	10% V _{CC} 5% V _{CC} 5% V _{CC}	2.4 2.7 2.7			V	Min	$I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	$I_{OL} = 24 \text{ mA}$
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V _{IN} = 7.0V
ICEX	Output HIGH Leakage Current				50	μΑ	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
I _{OZH}	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCZ}	Power Supply Current			55	86	mA	Max	V _O = HIGH Z

DC Electrical Characteristics

www.fairchildsemi.com

3

74F564

AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100			70		MHz
t _{PLH}	Propagation Delay	2.5	5.2	8.5	2.5	8.5	
t _{PHL}	CP to On	2.5	5.9	8.5	2.5	8.5	ns
t _{PZH}	Output Enable Time	3.0	5.6	9.0	2.5	10.0	
t _{PZL}		3.0	6.2	9.0	2.5	10.0	
t _{PHZ}	Output Disable Time	1.5	3.4	5.5	1.5	6.5	ns
t _{PLZ}		1.5	2.7	5.5	1.5	6.5	

AC Operating Requirements

Symbol	Parameter		+25°C : +5.0V	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	1
t _S (H)	Setup Time, HIGH or LOW	2.0		2.0		
t _S (L)	D _n to CP	2.5		2.5		
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		ns
t _H (L)	D _n to CP	2.0		2.0		
t _W (H)	CP Pulse Width	5.0		5.0		
t _W (L)	HIGH or LOW	5.0		5.0		ns

