74F112 Dual JK Negative Edge-Triggered Flip-Flop

### 74F112 Dual JK Negative Edge-Triggered Flip-Flop

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$ prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

Asynchronous Inputs:

LOW input to  $\overline{S}_{D}$  sets Q to HIGH level

LOW input to  $\overline{C}_{D}$  sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F112SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F112PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# 

5<sub>D2</sub> J2

ĊΡ,

#### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS009472

·Q,

ō,

## 74F112

#### Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
$\overline{CP}_1, \overline{CP}_2$	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 µA/–2.4 mA	
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/5.0	20 µA/–3.0 mA	
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 µA/–3.0 mA	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA	


#### **Truth Table**

		Outputs				
SD	¯C <sub>D</sub>	СР	J	к	Q	Q
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	Х	L	н
L	L	Х	Х	Х	н	н
н	н	~	h	h	$\overline{Q}_0$	$Q_0$
н	н	~	I	h	L	н
Н	Н	~	h	Ι	Н	L
Н	Н	~_	Ι	I	Q <sub>0</sub>	$\overline{Q}_0$

H (h) = HIGH Voltage Level L (l) = LOW Voltage Level X = Immaterial

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

#### Logic Diagram



#### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ ) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

-65°C to +150°C  $-55^{\circ}C$  to  $+125^{\circ}C$  $-55^{\circ}C$  to  $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V<sub>CC</sub>

-0.5V to +5.5V

#### **Recommended Operating** Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V 74F112

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signa
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7					$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All other pins grounded
l <sub>od</sub>	Output Leakage Circuit Current				3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded
IIL	Input LOW Current				-0.6 -2.4	mA	Max	$V_{IN} = 0.5V (J_n, K_n)$ $V_{IN} = 0.5V (\overline{CP}_n)$
					-3.0			$V_{IN} = 0.5V \ (\overline{C}_{Dn}, \overline{S}_{Dn})$
l <sub>os</sub>	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>CCH</sub>	Power Supply Current			12	19	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			12	19	mA	Max	$V_0 = LOW$


3

#### **DC Electrical Characteristics**

Symbol	Devenuelar		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
	Parameter						
		Min	Тур	Max	Min	Max	1
f <sub>MAX</sub>	Maximum Clock Frequency	85	105		80		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	5.0	6.5	2.0	7.5	
t <sub>PHL</sub>	CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>	2.0	5.0	6.5	2.0	7.5	ns
	Propagation Delay	2.0	4.5	6.5	2.0	7.5	
t <sub>PLH</sub>	· · · · · · · · · · · · · · · · · · ·						ns


#### **AC Operating Requirements**

Symbol	Parameter		+25°C : +5.0V	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.0		5.0		
t <sub>S</sub> (L)	J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	3.0		3.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115
t <sub>H</sub> (L)	J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	0		0		
t <sub>W</sub> (H)	CP Pulse Width	4.5		5.0		ns
t <sub>W</sub> (L)	HIGH or LOW	4.5		5.0		115
t <sub>W</sub> (L)	Pulse Width, LOW $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	4.5		5.0		ns
t <sub>REC</sub>	Recovery Time S <sub>Dn</sub> , C <sub>Dn</sub> to CP	4.0		5.0		ns



www.fairchildsemi.com

5



www.fairchildsemi.com

6

