

Octal D-Type Flip-Flop with 3-State Output

The MC74VHC374 is an advanced high speed CMOS octal flip-flip with 3-state output fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

This 8-bit D-type flip-flop is controlled by a clock input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: $f_{max} = 185MHz$ (Typ) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25$ °C
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: V_{OLP} = 0.9V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V
- Chip Complexity: 266 FETs or 66.5 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein apply to both standard and Pb-free devices. Please see our website at www.onsemi.com for specific Pb-free orderable part numbers, or contact your local ON Semiconductor sales office or representative.

MC74VHC374



DW SUFFIX 20-LEAD SOIC WIDE PACKAGE CASE 751D-05



DT SUFFIX 20-LEAD TSSOP PACKAGE CASE 948E-02



M SUFFIX 20-LEAD SOIC EIAJ PACKAGE CASE 967-01

ORDERING INFORMATION

MC74VHCXXXDW SOIC WIDE MC74VHCXXXDT TSSOP SOIC EIAJ




Figure 1. LOGIC DIAGRAM

FUNCTION TABLE

	INPUTS	OUTPUT	
ŌĒ	СР	D	ø
L L L		H L X	H L No Change Z

MAXIMUM RATINGS*

Symbol	Paramete	r	Value	Unit
V _{CC}	DC Supply Voltage		- 0.5 to + 7.0	V
V _{in}	DC Input Voltage		- 0.5 to + 7.0	V
V _{out}	DC Output Voltage		-0.5 to V_{CC} + 0.5	٧
I _{IK}	Input Diode Current		- 20	mA
lok	Output Diode Current		±[2 0	mA
l _{out}	DC Output Current, per Pin		±[2 5	mA
I _{CC}	DC Supply Current, V _{CC} and G	ND Pins	±[7 5	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage		2.0	5.5	V
V _{in}	DC Input Voltage		0	5.5	V
V _{out}	DC Output Voltage		0	V _{CC}	V
T _A	Operating Temperature		- 40	+ 85	°C
t _r , t _f	Input Rise and Fall Time $ V_{CC} = 3. \\ V_{CC} = 5. $	3V 0V	0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

			Vcc	T _A = 25°C		;	$T_A = -40$	0 to 85°C	
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 to 5.5	1.50 V _{CC} x 0.7			1.50 V _{CC} x 0.7		V
V_{IL}	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V _{CC} x 0.3		0.50 V _{CC} x 0.3	V
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$\begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\ I_{OH} &= -4\text{mA} \\ I_{OH} &= -8\text{mA} \end{aligned}$	3.0 4.5	2.58 3.94			2.48 3.80		
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4\text{mA}$ $I_{OL} = 8\text{mA}$	3.0 4.5			0.36 0.36		0.44 0.44	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

[†]Derating — SOIC Packages: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS

			V _{CC} T _A = 25°C T _A = -40 to 85		T _A = 25°C			0 to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
l _{in}	Maximum Input Leakage Current	V _{in} = 5.5V or GND	0 to 5.5			±[0.1		±[1.0	μΑ
I _{OZ}	Maximum Three-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	5.5			±[0.25		±[]2.5	μА
I _{CC}	Maximum Quiescent Supply Current	V _{in} = V _{CC} or GND	5.5			4.0		40.0	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

					T _A = 25°C	;	T _A = -4	0 to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$	80 55	130 85		70 50		ns
		$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$	130 85	185 120		110 75		
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CP to Q	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		8.1 10.6	12.7 16.2	1.0 1.0	15.0 18.5	ns
		$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		5.4 6.9	8.1 10.1	1.0 1.0	9.5 11.5	
t _{PZL} , t _{PZH}	Output Enable Time, OE to Q	$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$			7.1 9.6	11.0 14.5	1.0 1.0	13.0 16.5	ns
		$V_{CC} = 5.0 \pm 0.5V$ $R_L = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		5.1 6.6	7.6 9.6	1.0 1.0	9.0 11.0	
t _{PLZ} , t _{PHZ}	Output Disable Time, OE to Q	$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$	C _L = 50pF		10.2	14.0	1.0	16.0	ns
		$V_{CC} = 5.0 \pm 0.5V$ $R_L = 1k\Omega$	C _L = 50pF		6.1	8.8	1.0	10.0	
t _{OSLH} , t _{OSHL}	Output to Output Skew	V _{CC} = 3.3 ± 0.3V (Note 1)	C _L = 50pF			1.5		1.5	ns
		V _{CC} = 5.0 ± 0.5V (Note 1)	C _L = 50pF			1.0		1.0	ns
C _{in}	Maximum Input Capacitance				4	10		10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)				6				pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 2)	32	pF

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/8 (per flip-flop). C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$, $C_L = 50 \text{pF}$, $V_{CC} = 5.0 \text{V}$)

		T _A = 25°C		
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.6	0.9	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.6	- 0.9	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

TIMING REQUIREMENTS (Input $t_r = t_f = 3.0 \text{ns}$)

			T _A =	25°C	T _A = - 40 to 85°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
t _w	Minimum Pulse Width, CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		5.0 5.0	5.5 5.0	ns
t _{su}	Minimum Setup Time, D to CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		4.5 3.0	4.5 3.0	ns
t _h	Minimum Hold Time, D to CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		2.0 2.0	2.0 2.0	ns
t _r , t _f	Maximum Input Rise and Fall Times	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$				ns

SWITCHING WAVEFORMS




Figure 3.




Figure 4.






Figure 5.

TEST CIRCUITS





*Includes all probe and jig capacitance

*Includes all probe and jig capacitance

Figure 6.

Figure 7.




Figure 8. EXPANDED LOGIC DIAGRAM





Figure 9. INPUT EQUIVALENT CIRCUIT

OUTLINE DIMENSIONS

DW SUFFIX SOIC **CASE 751D-05 ISSUE F**



NOTES:


- IOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
В	0.35	0.49
С	0.23	0.32
D	12.65	12.95
Е	7.40	7.60
е	1.27	BSC
Н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

DT SUFFIX TSSOP CASE 948E-02 ISSUE A



NOTES:

- IOLES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR CATE BURDS SALL HANT EVECTOR 15 OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (U.WO) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.


 6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.


 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252	BSC
M	0°	8°	0°	8°

OUTLINE DIMENSIONS

M SUFFIX SOIC EIAJ CASE 967-01 ISSUE O







NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M. 1982.
 - CONTROLLING DIMENSION: MILLIMETER.
 - 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) DED SIDE
- PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
٦	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

MC74VHC374/D