TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC175F,TC74VHC175FN,TC74VHC175FT,TC74VHC175FK

Quad D-Type Flip Flop with Clear

The TC74VHC175 is an advanced high speed CMOS QUAD D-TYPE FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These four flip-flops are controlled by a clock input (CK) and a clear input ($\overline{\text{CLR}}$).

The information data applied to the D inputs (D1 thru D4) are transferred to the outputs (Q1 thru Q4 and $\overline{Q}1$ thru $\overline{Q}4$) on the positive-going edge of the clock pulse.

When the CLR input is held low, the Q outputs are at the low logic level and the \overline{Q} outputs are at the high logic level, regardless of other input conditions.

An input protection circuit ensures that 0 to 5.5~V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5~V to 3~V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $f_{max} = 210 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_{a} = 25 \text{°C}$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays: $t_{pLH} \approx t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 to 5.5 V
- Low noise: VOLP = 0.8 V (max)
- Pin and function compatible with 74ALS175

xxxFN (JEDEC SOP) is not available in Note: Japan. TC74VHC175F SOP16-P-300-1.27A SOP16-P-300-1.27 TC74VHC175FN SOL16-P-150-1.27 TC74VHC175FT TSSOP16-P-0044-0.65A TC74VHC175FK

VSSOP16-P-0030-0.50

Weight

 SOP16-P-300-1.27A
 : 0.18 g (typ.)


 SOP16-P-300-1.27
 : 0.18 g (typ.)

 SOL16-P-150-1.27
 : 0.13 g (typ.)


 TSSOP16-P-0044-0.65A
 : 0.06 g (typ.)

 VSSOP16-P-0030-0.50
 : 0.02 g (typ.)

Pin Assignment



IEC Logic Symbol




Truth Table

	Inputs		Out	Outputs			
CLR	D	CK	Q	IQ	Function		
L	Х	Х	L	Н	Clear		
Н	L		L	Н	1		
Н	Н		Н	L	_		
Н	Х	\neg	Qn	\overline{Q}_n	No Change		

X: Don't care

System Diagram





Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	−0.5 to 7.0	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	−65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Operating Range (Note)

Characteristics	Symbol	Rating	Unit	
Supply voltage	V _{CC}	2.0 to 5.5	V	
Input voltage	V _{IN}	0 to 5.5	V	
Output voltage	V _{OUT}	0 to V _{CC}	V	
Operating temperature	T _{opr}	−40 to 85	°C	
Input rise and fall time	dt/dv	0 to 100 (V _{CC} = 3.3 ± 0.3 V)	ns/V	
input rise and fail tille	ui/uv	0 to 20 ($V_{CC} = 5 \pm 0.5 \text{ V}$)	115/V	

Note: The operating range must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

3



Electrical Characteristics

DC Characteristics

Characteristics	Symbol				Ta = 25°C		Ta = −40 to 85°C		Unit	
Onaracteristics	Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	J
High-level input voltage	V _{IH}	_			1.50 V _{CC} × 0.7	1 1	_ _	1.50 V _{CC} × 0.7	1 1	V
Low-level input voltage	V _{IL}	_		2.0 3.0 to 5.5	_ _	-	0.50 V _{CC} × 0.3	_ _	0.50 V _{CC} × 0.3	V
High-level output voltage	V _{ОН}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	_ _ _	1.9 2.9 4.4	- -	V
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94	_ _	_ _	2.48 3.80	_ _	
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or		2.0 3.0 4.5	_ _ _	0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	V
		V _{IL}	I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5	_ _		0.36 0.36	_	0.44 0.44	
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5	_	_	±0.1	_	±1.0	μA
Quiescent supply current	Icc	V _{IN} = V _C	_C or GND	5.5	_		4.0	_	40.0	μА

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol Test Condit			Ta = 25°C		Ta = -40 to 85°C	Unit	
			V _{CC} (V)	Тур.	Limit	Limit		
Minimum pulse width	t _{w (L)}		3.3 ± 0.3	_	5.0	5.0	20	
(CK)	t _{w (H)}	_	5.0 ± 0.5	_	5.0	5.0	ns	
Minimum pulse width	4		3.3 ± 0.3	_	5.0	5.0	ns	
(CLR)	t _{w (L)}	_	5.0 ± 0.5	_	5.0	5.0		
Minimum act un tima			3.3 ± 0.3	_	5.0	5.0	ns	
Minimum set-up time	t _S	_	5.0 ± 0.5	_	4.0	4.0		
Minimo una la alal tima a			3.3 ± 0.3	_	1.0	1.0		
Minimum hold time	t _h	_	5.0 ± 0.5	_	1.0	1.0	ns	
Minimum removal time			3.3 ± 0.3	_	5.0	5.0		
(CLR)	t _{rem}	_	5.0 ± 0.5	_	5.0	5.0	ns	



AC Characteristics (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Te Symbol		st Condition		Ta = 25°C			Ta = −40 to 85°C		Unit
	,		V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	
			3.3 ± 0.3	15	_	7.5	11.5	1.0	13.5	- ns
Propagation delay time	t_{pLH}			50	_	10.0	15.0	1.0	17.0	
(CK-Q, \overline{Q})	t_{pHL}	_	5.0 ± 0.5	15	_	4.8	7.3	1.0	8.5	
,			5.0 ± 0.5	50	_	6.3	9.3	1.0	10.5	
		_	3.3 ± 0.3	15	_	6.3	10.1	1.0	12.0	- ns
Propagation delay time	t_{pLH}			50	_	8.8	13.6	1.0	15.5	
$(\overline{CLR}-Q,\ \overline{Q})$	t _{pHL}		5.0 ± 0.5	15	_	4.3	6.4	1.0	7.5	
, , ,				50	_	5.8	8.4	1.0	9.5	
	f _{max}	_	3.3 ± 0.3	15	90	140	_	75	_	- MHz
Maximum clock				50	50	75	_	45	_	
frequency			5.0 ± 0.5	15	150	210	_	125	_	
			5.0 ± 0.5	50	85	115	_	75	_	
Output to output akow	t _{osLH}	(Note 1)	3.3 ± 0.3	50	_	_	1.5	_	1.5	ns
Output to output skew	t _{osHL}	(Note 1)	5.0 ± 0.5	50	_	_	1.0	_	1.0	115
Input capacitance	C _{IN}				_	4	10	_	10	pF
Power dissipation capacitance	C _{PD}			(Note 2)		44	_	_	_	pF

Note 1: Parameter guaranteed by design.

 $t_{OSLH} = |t_{DLHm} - t_{DLHn}|, t_{OSHL} = |t_{DHLm} - t_{DHLn}|$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (per bit)$

And the total C_{PD} when n pcs.of flip flop operate can be gained by the following equation:


 C_{PD} (total) = 30 + 14·n

Noise Characteristics (input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition	Ta =	Unit		
Characteristics	Symbol		V _{CC} (V)	Тур.	Max	Offic
Quiet output maximum dynamic V _{OL}	V_{OLP}	C _L = 50 pF	5.0	0.4	0.8	V
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage	V _{IHD}	C _L = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage	V _{ILD}	C _L = 50 pF	5.0	_	1.5	V


5

Input Equivalent Circuit




6

SOP16-P-300-1.27A Unit: mm




Weight: 0.18 g (typ.)



Weight: 0.18 g (typ.)


Package Dimensions (Note)




Note: This package is not available in Japan.

Weight: 0.13 g (typ.)


TSSOP16-P-0044-0.65A Unit: mm





Weight: 0.06 g (typ.)

VSSOP16-P-0030-0.50 Unit: mm



Weight: 0.02 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.