

74ABT16821A
74ABTH16821A
20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

Product data
Supersedes data of 1998 Feb 27

## 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

## FEATURES

- 20-bit positive-edge triggered register
- Multiple $\mathrm{V}_{\mathrm{CC}}$ and GND pins minimize switching noise
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- 74ABTH16821A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64 mA / -32 mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model


## DESCRIPTION

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16821A has two 10-bit, edge triggered registers, with each register coupled to a 3 -State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active-LOW Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is LOW, the data in the register appears at the outputs. When n $\overline{O E}$ is HIGH, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

Two options are available, 74ABT16821A which does not have the bus-hold feature and 74ABTH16821A which incorporates the bus-hold feature.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \text { GND }=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay nCP to nQx | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | ns |
| $\mathrm{Clin}^{\text {I }}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3 | pF |
| Cout | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {cc }} ; 3$-State | 7 | pF |
| ICCZ | Quiescent supply current | Outputs disabled; $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCL}}$ |  | Outputs LOW; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 10 | mA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | PART NUMBER | DWG NUMBER |
| :--- | :---: | :---: | :---: |
| 56 -Pin Plastic SSOP Type III | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT16821ADL}$ | SOT371-1 |
| 56-Pin Plastic TSSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 16821 ADGG | SOT364-1 |
| 56 -Pin Plastic TSSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABTH 16821 ADGG | SOT364-1 |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL |  |
| :---: | :---: | :--- |
| $55,54,52,51,49,48,47,45,44,43$, | $1 \mathrm{D0}-1 \mathrm{D9}$ | FUNCTION |
| $42,41,40,38,37,36,34,33,31,30$ | $2 \mathrm{D} 0-2 \mathrm{D9} 9$ |  |
| $2,3,5,6,8,9,10,12,13,14$, | $1 \mathrm{Q0}-1 \mathrm{Q9} 9$ | Data outputs |
| $15,16,17,19,20,21,23,24,26,27$ | $2 \mathrm{Q0}-2 \mathrm{Q} 9$ |  |
| 1,28 | $1 \mathrm{OE}, 2 \overline{\mathrm{OE}}$ | Output enable inputs (active-LOW) |
| 56,29 | $1 \mathrm{CP}, 2 \mathrm{CP}$ | Clock pulse inputs (active rising edge) |
| $4,11,18,25,32,39,46,53$ | GND | Ground (0 V) |
| $7,22,35,50$ | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

## 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A

PIN CONFIGURATION


## LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)


FUNCTION TABLE

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| nOE | nCP | nDx |  | nQ0 - nQ9 |  |
| L | $\uparrow$ | h | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Load and read register |
| L | $\uparrow$ | X | NC | NC | Hold |
| H H | $\uparrow$ | X | NC | Z | Disable outputs |

$\mathrm{H}=$ High voltage level
$\mathrm{h}=$ High voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = Low voltage level
। = Low voltage level one set-up time prior to the LOW-to-HIGH clock transition
NC= No change
X = Don't care
Z = High impedance "off" state
$\uparrow=$ LOW-to-HIGH clock transition
$\uparrow=$ Not a LOW-to-HIGH clock transition

## 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0 \mathrm{~V}$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage $^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | Output in Off or HIGH state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | Output in LOW state | 128 | mA |
|  |  | Output in HIGH state | -64 |  |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | UNIT |  |

20-bit bus-interface D-type flip-flop;
74ABT16821A
positive-edge trigger (3-State)

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS |  | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 2.5 | 2.9 |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 3.0 | 3.4 |  | 3.0 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 2.0 | 2.4 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 0.36 | 0.55 |  | 0.55 | V |
| $\mathrm{V}_{\text {RST }}$ | Power-up output voltage ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.13 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| 1 | Input leakage current 74ABTH16821A | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND | Control pins |  | $\pm 0.01$ | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ | Data pins |  | 0.01 | 1 |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0$ |  |  | -1 | -3 |  | -5 | $\mu \mathrm{A}$ |
| Inold | Bus Hold current inputs ${ }^{5}$ 74ABTH16821A | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ |  | 35 |  |  | 35 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=2.0 \mathrm{~V}$ |  | -75 |  |  | -75 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | $\pm 800$ |  |  |  |  |  |
| IOFF | Power-off leakage current | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{1} \leq 4.5 \mathrm{~V}$ |  |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IPU/PD | Power-up/down 3-State output current ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} ; \\ & \mathrm{V}_{\mathrm{OE}}=\text { Don't care } \end{aligned}$ |  |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| IOZH | 3-State output HIGH current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 1.0 | 10 |  | 10 | $\mu \mathrm{A}$ |
| IOzL | 3-State output LOW current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | -1.0 | -10 |  | -10 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Output HIGH leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 10 | Output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |  | -50 | -90 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs HIGH, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.5 | 1 |  | 1 | mA |
| $\mathrm{I}_{\text {CCL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs LOW, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | 19 |  | 19 | mA |
| ICcz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.5 | 1 |  | 1 | mA |
| $\Delta_{\text {lcc }}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 0.25 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any $\mathrm{V}_{\mathrm{CC}}$ between 0 V and 2.1 V with a transition time of up to 10 msec . From $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ a transition time of up to $100 \mu \mathrm{sec}$ is permitted.
5. This is the bus hold overdrive current required to force the input to the opposite logic state.

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85{ }^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | 1 | 160 | 250 |  | 160 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay nCP to nQx | 1 | $\begin{aligned} & 1.3 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\text {PZH }} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Output enable time to HIGH and LOW level | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.7 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpHz } \\ & \mathrm{t}_{\mathrm{tPLL}} \end{aligned}$ | Output disable time from HIGH and LOW level | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 3.3 \end{aligned}$ | ns |

AC SETUP REQUIREMENTS
$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Set-up time, HIGH or LOW nDx to nCP | 2 | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{gathered} 1.2 \\ -0.9 \end{gathered}$ | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, HIGH or LOW nDx to nCP | 2 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 0.8 \\ -1.0 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | nCP pulse width HIGH or LOW | 1 | 2.5 2.5 | $\begin{aligned} & 0.8 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \\ & \hline \end{aligned}$ |  | ns |

## AC WAVEFORMS



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock frequency



Waveform 3. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level


Waveform 4. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level

Waveform 2. Data Set-up and Hold Times

## 20-bit bus-interface D-type flip-flop; <br> positive-edge trigger (3-State)

## TEST CIRCUIT AND WAVEFORM



## 20-bit bus-interface D-type flip-flop; <br> positive-edge trigger (3-State)



DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.8 | 0.4 | 2.35 | 0.25 | 0.3 | 0.22 | 18.55 | 7.6 | 0.635 | 10.4 | 1.4 | 1.0 | 1.2 | 0.25 | 0.18 | 0.1 | 0.85 | $8^{0}$ |
| 0.2 | 0.20 | 0.13 | 18.30 | 7.4 | 0.40 | $0^{0}$ |  |  |  |  |  |  |  |  |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT371-1 |  | MO-118 |  |  | $\begin{aligned} & 95-02-04 \\ & 99-12-27 \end{aligned}$ |



DIMENSIONS (mm are the original dimensions).

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | 0.15 | 1.05 | 0.25 | 0.28 <br> 0.17 | 0.2 <br> 0.1 | 14.1 <br> 13.9 | 6.2 <br> 6.0 | 0.5 | 8.3 <br> 7.9 | 1.0 | 0.8 <br> 0.4 | 0.50 <br> 0.35 | 0.25 | 0.08 | 0.1 | 0.5 |
| 0.1 | $8^{0}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0.0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT364-1 |  | MO-153 |  | - ¢ | $\begin{aligned} & -95-02-10 \\ & 99-12-27 \end{aligned}$ |

## 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A

## REVISION HISTORY

| Rev | Date | Description |
| :--- | :--- | :--- |
| $\_2$ | 20021213 | Product data (9397 750 10855); ECN 853-1796 29295 of 12 December 2002. <br> Supersedes data of 27 February 1998 (9397 750 03501). <br> Modifications: <br> $\bullet$ Ordering information table: remove "North America" column; remove 74ABTH16821ADL package offering. |
| - | 19980227 | Product specification (9397 750 03501). ECN 853-1796 19026 of 27 February 1998. |

# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State) 

## Data sheet status

| Level | Data sheet status [1] | Product <br> status [2] [3] | Definitions |
| :--- | :--- | :--- | :--- |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. <br> Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published <br> at a later date. Philips Semiconductors reserves the right to change the specification without notice, in <br> order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the <br> right to make changes at any time in order to improve tesign, manufacturing and supply. Relevant <br> changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products-including circuits, standard cells, and/or software-described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

© Koninklijke Philips Electronics N.V. 2002
For additional information please visit
http://www.semiconductors.philips.com. Fax: +31 402724825
All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com.

