

April 1988 Revised September 2000

## 74F109\_ Dual JK Positive Edge-Triggered Flip-Flop

#### **General Description**

The F109 consists of two high-speed, completely independent transition clocked  $J\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The  $J\overline{K}$  design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and  $\overline{K}$  inputs.

Asynchronous Inputs:


LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

#### **Ordering Code:**


Order Number	Package Number	Package Description
74F109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F109SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F109PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

#### **Logic Symbols**



### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation

DS00947

www.fairchildsemi.com

#### **Truth Table**

Inputs					Out	puts
SD	$\overline{c}_{D}$	CP	J	ĸ	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Χ	Χ	Χ	L	Н
L	L	Χ	Χ	Χ	Н	Н
Н	Н	~	I	I	L	Н
Н	Н	~	h	I	Tog	ggle
Н	Н	~	1	h	Q	Q
Н	Н	~	h	h	Н	L
Н	Н	L	Χ	Χ	Q	Q

H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level

→ = LOW-to-HIGH Transition
X = Immaterial


 $Q_0(\overline{Q}_0)$  = Before LOW-to-HIGH Transition of Clock

Lower case letters indicate the state of the referenced output one setup time prior to the LOW-to-HIGH clock transition.

#### **Unit Loading/Fan Out**

B: N	Bookston	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	$20~\mu\text{A/}0.6~\text{mA}$	
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	$20~\mu\text{A/}\!\!-\!\!1.8~\text{mA}$	
$Q_1,Q_2,\overline{Q}_1,\overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	

#### **Block Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Junction Temperature under Bias -55°C to +175°C

V<sub>CC</sub> Pin Potential to

Voltage Applied to Output in HIGH State (with V<sub>cc</sub> = 0V)

Standard Output -0.5V to V<sub>CC</sub>

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max)  $\qquad \qquad \text{twice the rated I}_{\text{OL}} \, (\text{mA})$ 

Free Air Ambient Temperature  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  Supply Voltage +4.5V to +5.5V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage 10% \	/ <sub>CC</sub> 2.5			V	Min	I <sub>OH</sub> = -1 mA
	5% V <sub>0</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
$V_{OL}$	Output LOW Voltage 10% \	/cc		0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current			5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Tes	st		7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
$V_{\text{ID}}$	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
		4.75					All Other Pins Grounded
I <sub>OD</sub>	Output Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current			3.73	μΛ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V (J_n, \overline{K}_n)$
				-1.8	mA	Max	$V_{IN} = 0.5V (\overline{C}_{Dn}, \overline{S}_{Dn})$
los	Output Short-Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V
Icc	Power Supply Current		11.7	17.0	mA	Max	CP = 0V

## **AC Electrical Characteristics**


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		90		MHz
t <sub>PLH</sub>	Propagation Delay	3.8	5.3	7.0	3.8	8.0	
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$	4.4	6.2	8.0	4.4	9.2	ns
t <sub>PLH</sub>	Propagation Delay	3.2	5.2	7.0	3.2	8.0	ns
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.5	7.0	9.0	3.5	10.5	ns

# **AC Operating Requirements**

	Parameter	$T_A = +25^{\circ}C$		T <sub>A</sub> = 0°C to +70°C		Units
Symbol		$V_{CC} = +5.0V$		V <sub>CC</sub> = +5.0V		
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.0		
t <sub>S</sub> (L)	$J_n$ or $\overline{K}_n$ to $CP_n$	3.0		3.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		
t <sub>H</sub> (L)	$J_n$ or $\overline{K}_n$ to $CP_n$	1.0		1.0		
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	4.0		4.0		ns
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		
t <sub>W</sub> (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width LOW	4.0		4.0		ns
t <sub>REC</sub>	Recovery Time $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP	2.0		2.0		ns



5



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com