



74VHC112 Dual J-K Flip-Flops with Preset and Clear

Features

- High speed: f_{MAX} = 200MHz (Typ.) at V_{CC} = 5.0V
- Low power dissipation: I_{CC} = 2µA (Max.) at T_A = 25°C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC112

General Description

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and $\overline{\rm Q}$ HIGH, respectively. Simultaneous LOW signals on PR and CLR force both Q and $\overline{\rm Q}$ HIGH.


An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description
74VHC112M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC112MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

Connection Diagram



Pin Description

Pin Names	Description
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs
CLK ₁ , CLK ₂	Clock Pulse Inputs (Active Falling Edge)
CLR ₁ , CLR ₂	Direct Clear Inputs (Active LOW)
PR ₁ , PR ₂	Direct Preset Inputs (Active LOW)
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs

Truth Table

	lr	Out	puts			
PR	CLR	CP	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	Н	Н
Н	Н	~	h	h	\overline{Q}_0	Q_0
Н	Н	~	I	h	L	Н
Н	Н	~	h	I	Н	L
Н	Н	~	I	Ī	Q_0	\overline{Q}_0

H (h) = HIGH Voltage Level

L (I) = LOW Voltage Level


X = Immaterial

 $Q_0(\overline{Q}_0)$ = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram

(One Half Shown)



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
V _{IN}	DC Input Voltage	-0.5V to +7.0V
V _{OUT}	DC Output Voltage	-0.5V to V _{CC} + 0.5V
I _{IK}	Input Diode Current	–20mA
I _{OK}	Output Diode Current	±20mA
I _{OUT}	DC Output Current	±25mA
I _{CC}	DC V _{CC} / GND Current	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
T _L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to +5.5V
V _{IN}	Input Voltage	0V to +5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _{OPR}	Operating Temperature	-40°C to +85°C
t _r , t _f	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

							Т	- A = 25°	С	1	40°C to 5°C	
Symbol	Parameter	V _{CC} (V)	Con	Conditions		Тур.	Max.	Min.	Max.	Units		
V _{IH}	HIGH Level Input	2.0			1.50			1.50		V		
	Voltage	3.0-5.5			0.7 x V _{CC}			0.7 x V _{CC}				
V _{IL}	LOW Level Input	2.0					0.50		0.50	V		
	Voltage	3.0-5.5					0.3 x V _{CC}		0.3 x V _{CC}			
V _{OH}	HIGH Level	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V		
	Output Voltage 3.0 or	or V _{IL}	or V _{IL}	2.9	3.0		2.9					
		4.5			4.4	4.5		4.4				
		3.0		$I_{OH} = -4mA$	2.58			2.48				
		4.5		$I_{OH} = -8mA$	3.94			3.80				
V _{OL}	LOW Level	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V		
	Output Voltage	3.0	or V _{IL}			0.0	0.1		0.1			
		4.5				0.0	0.1		0.1			
		3.0		I _{OL} = 4mA			0.36		0.44			
		4.5		$I_{OL} = 8mA$			0.36		0.44			
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5V or GND				±0.1		±1.0	μA		
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND				2.0		20.0	μA		

AC Electrical Characteristics

				т	' _A = 25°	С		–40°C 85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
f _{MAX}	Maximum Clock	3.3 ± 0.3	C _L = 15pF	110	150		100		MHz
	Frequency		C _L = 50pF	90	120		80		
		5.0 ± 0.5	C _L = 15pF	150	200		135		MHz
			C _L = 50pF	120	185		110		
t _{PLH} , t _{PHL}	Propagation Delay Time	3.3 ± 0.3	C _L = 15pF		8.5	11.0	1.0	13.4	ns
	(CP to Q_n or \overline{Q}_n)		C _L = 50pF		10.0	15.0	1.0	16.5	
		5.0 ± 0.5	C _L = 15pF		5.1	7.3	1.0	8.8	ns
			$C_L = 50pF$		6.3	10.5	1.0	12.0	
t _{PLH} , t _{PHL}	Propagation Delay Time	3.3 ± 0.3	C _L = 15pF		6.7	10.2	1.0	11.7	ns
	(PR or CLR to Q_n or \overline{Q}_n)		$C_L = 50pF$		9.7	13.5	1.0	15.0	
		5.0 ± 0.5	C _L = 15pF		4.6	6.7	1.0	8.0	ns
			C _L = 50pF		6.4	9.5	1.0	11.0	
C _{IN}	Input Capacitance		V _{CC} = Open		4	10		10	pF
C _{PD}	Power Dissipation Capacitance		(2)		18				pF

Note:

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4$ (per F/F), and the total C_{PD} when n pcs of the Flip-Flop operate can be calculated by the following equation: C_{PD} (total) = 30 + 14 \cdot n

AC Operating Requirements


			T _A = 25°C		T _A = -40°C to +85°C	
Symbol	Parameter	$V_{CC}(V)^{(3)}$	Тур.	Gua	aranteed Minimum	Units
t _W	Minimum Pulse Width	3.3		5.0	5.0	ns
	(CP or CLR or PR)	5.0		5.0	5.0	
t _S	Minimum Setup Time	3.3		5.0	5.0	ns
	(J _n or K _n to CP _n)			4.0	4.0	
t _H	Minimum Hold Time	3.3		1.0	1.0	ns
	(J _n or K _n to CP _n)			1.0	1.0	
t _{REC}	Minimum Recovery Time	3.3		6.0	6.0	ns
	(CLR or PR to CP)			5.0	5.0	


Note:


3. V_{CC} is 3.3 \pm 0.3V or 5.0 \pm 0.5V.

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.









M16AREVK

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
- FLASH, AND TIE BAR EXTRUSIONS.



M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 5.90 7.35 4.45 В 6.4 0.65 -4.4±0.1 1.45 3.2 O.2 CBA ALL LEAD TIPS 5.00 PIN #1 IDENT. LAND PATTERN RECOMMENDATION (F) 0.11 SEE DETAIL A ALL LEAD TIPS 1.1 MAX (0.90)0.1 0 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30 12° TOP AND BOTTOM **♦ 0.10** A B C C S GAGE PLANE NOTES: 0.25

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB,
- **B. DIMENSIONS ARE IN MILLIMETERS**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994
- E. DRAWING FILE NAME: MTC16REV4
- F. LAND PATTERN RECOMMENDATION PER IPC7351 ID# TSOP65P640X110-16N

MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

0°-8

0.6±0.1

DETAIL A

SEATING PLANE





TinyBoost™

TinyBuck™

TinyLogic[®]

TINYOPTO™

TinyPower™

TruTranslation™

TinyWire™

μSerDes™

UniFET™

. UHC®

VCX™

Wire™

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx® i-Lo™ Across the board. Around the world.™ ActiveArray[™] Bottomless™ Build it Now™ CoolFET™ CROSSVOLT™ $\mathsf{CTL^{\mathsf{TM}}}$ Current Transfer Logic™ DOME™ E²CMOS™ EcoSPARK®

MSXPro™ OCX^{TM} OCXPro™ EnSigna™ OPTOLOGIC® FACT Quiet Series™ OPTOPLANAR® FACT[®] PACMAN™ $\mathsf{FAST}^{^{\circledR}}$ PDP-SPM™ FASTr™ РОР™ FPS™ Power220® FRFET® Power247® GlobalOptoisolator™ PowerEdge™ GTO™ PowerSaver™ HiSeC™

Power-SPM™ PowerTrench® ImpliedDisconnect™ IntelliMAX™ Programmable Active Droop™ **QFĚT** ISOPLANAR™ QS™ MICROCOUPLER™ MicroPak™ QT Optoelectronics™ Quiet Series™ MICROWIRE™ RapidConfigure™ Motion-SPM™ MSX™ RapidConnect™ ScalarPump™ SMART START™ SPM[®] STEALTH™

SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8 SyncFET™ $\mathsf{TCM}^{\mathsf{TM}}$ The Power Franchise®

74VHC112 Dual J-K Flip-Flops with Preset and Clear

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
 - device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 126