

May 2008

# 74VHCT74A Dual D-Type Flip-Flop with Preset and Clear

## **Features**

- $_{\rm n}$  High speed:  $f_{MAX} = 160 MHz$  (Typ.) at  $T_A = 25^{\circ}C$
- n High noise immunity:  $V_{IH} = 2.0V$ ,  $V_{II} = 0.8V$
- n Power down protection is provided on all inputs and outputs
- n Low power dissipation:  $I_{CC} = 2\mu A$  (Max.) at  $T_A = 25^{\circ}C$
- n Pin and function compatible with 74HCT74

## **General Description**

The VHCT74A is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to the Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with  $V_{CC} = 0V$ . These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

## **Ordering Information**


Order Number	Package Number	Package Description
74VHCT74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT74ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT74AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



All packages are lead free per JEDEC: J-STD-020B standard.


# **Connection Diagram**



# **Pin Description**

Pin Names	Description			
D <sub>1</sub> , D <sub>2</sub>	Data Inputs			
CK <sub>1</sub> , CK <sub>2</sub>	Clock Pulse Inputs			
CLR <sub>1</sub> , CLR <sub>2</sub>	Direct Clear Inputs			
PR <sub>1</sub> , PR <sub>2</sub>	Direct Preset Inputs			
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs			

# **Logic Symbol**



## **Truth Table**

	Inputs				outs	
CLR	PR	D	СК	Q	Q	Function
L	Н	Х	Χ	L	Н	Clear
Н	L	Х	Χ	Н	L	Preset
L	L	Х	Х	Н	Н	
Н	Н	L		L	Н	
Н	Н	Н	~	Н	L	
Н	Н	Х	~	Q <sub>n</sub>	Q <sub>n</sub>	No Change

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	
	Note 1	-0.5V to V <sub>CC</sub> + 0.5V
	Note 2	-0.5V to 7.0V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current <sup>(3)</sup>	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±50mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
$T_L$	Lead Temperature (Soldering, 10 seconds)	260°C

# Recommended Operating Conditions<sup>(4)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	4.5V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	
	Note 1	0V to V <sub>CC</sub>
	Note 2	0V to 5.5V
T <sub>OPR</sub>	Operating Temperature	–40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

#### Notes:

- 1. HIGH or LOW state. I<sub>OUT</sub> absolute maximum rating must be observed.
- 2.  $V_{CC} = 0V$ .
- 3.  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$  (Outputs Active).
- 4. Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

					Т	<sub>A</sub> = 25°	С		–40°C 85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Con	ditions	Min.	Тур.	Max.	Min.	Max.	Units
V <sub>IH</sub>	HIGH Level Input	4.5			2.0			2.0		V
	Voltage	5.5			2.0			2.0		
V <sub>IL</sub>	LOW Level Input	4.5					0.8		0.8	V
	Voltage	5.5					0.8		0.8	
V <sub>OH</sub>	HIGH Level Output	4.5		$I_{OH} = -50\mu A$	4.40	4.50		4.40		V
	Voltage	4.5	or V <sub>IL</sub>	$I_{OH} = -8mA$	3.94			3.80		
V <sub>OL</sub>	LOW Level Output	4.5		$I_{OL} = 50 \mu A$		0.0	0.1		0.1	V
	Voltage	4.5	or V <sub>IL</sub>	$I_{OL} = 8mA$			0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	0–5.5	$V_{IN} = 5.5V$	or GND			±0.1		±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			2.0		20.0	μA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	V <sub>IN</sub> = 3.4V Inputs = V	, Other <sub>CC</sub> or GND			1.35		1.50	mA
I <sub>OFF</sub>	Output Leakage Current (Power Down State)	0.0	V <sub>OUT</sub> = 5.9	5V			+0.5		+5.0	μA

## **AC Electrical Characteristics**

				Т	' <sub>A</sub> = 25°	С		-40°C 85°C	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(5)</sup>	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock	5.0	$C_L = 15pF$	100	160		80		MHz
	Frequency	5.0	$C_L = 50pF$	80	140		65		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	5.0	$C_L = 15pF$		5.8	7.8	1.0	9.0	ns
	Time (CK-Q, Q)	5.0	$C_L = 50pF$		6.3	8.8	1.0	10.0	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	5.0	$C_L = 15pF$		7.6	10.4	1.0	12.0	ns
	Time (CLR, PR-Q, Q)	5.0	$C_L = 50pF$		8.1	11.4	1.0	13.0	
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Open		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance		(6)		24				pF

## Notes:

- 5.  $V_{CC}$  is 5.0 ± 0.5V
- 6.  $C_{PD}$  is defined as the value of internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (Opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2$  (per flip-flop).

# **AC Operating Requirements**

			<b>T</b> <sub>A</sub> =	25°C T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Тур.		aranteed nimum	Units
$t_W(L), t_W(H)$	Minimum Pulse Width (CK)	$5.0 \pm 0.5$		5.0	5.0	ns
t <sub>W</sub> (L)	Minimum Pulse Width (CLR, PR)	$5.0 \pm 0.5$		5.0	5.0	ns
t <sub>S</sub>	Minimum Setup Time	$5.0 \pm 0.5$		5.0	5.0	ns
t <sub>H</sub>	Minimum Hold Time	$5.0 \pm 0.5$		0	0	ns
t <sub>REM</sub>	Minimum Removal Time (CLR, PR)	$5.0 \pm 0.5$		3.5	3.5	ns

Physical Dimensions
Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/



Dhysical Dimensions (C. 18 1)
Physical Dimensions (Continued)
Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.
Above with Friedrich and Court and Australia and the court of the cour
Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx®
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

**E**7™ **F**®

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™

Green FPS™ e-Series™ GTO™

i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™

OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™ QFET®

QFE1° QS™

Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™

QT Optoelectronics™

SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ SYSTEM® GENERAL The Power F

The Power Franchise®

franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®
Ultra FRFET™

Ultra FRFET™ UniFET™ VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 132