



# 74VHC374 Octal D-Type Flip-Flop with 3-STATE Outputs

#### **Features**

- High Speed: t<sub>PD</sub> = 5.4ns (typ) at V<sub>CC</sub> = 5V
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (Min.)
- Power down protection is provided on all inputs
- Low power dissipation:  $I_{CC} = 4\mu A$  (Max) @  $T_A = 25$ °C
- Pin and function compatible with 74HC374

# **General Description**

The VHC374 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input  $(\overline{\text{OE}})$ . When the  $\overline{\text{OE}}$  input is HIGH, the eight outputs are in a HIGH impedance state.


An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

# **Ordering Information**

Order Number	Package Number	Package Description
74VHC374M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

# **Connection Diagram**




# **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
ŌĒ	3-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs

©1992 Fairchild Semiconductor Corporation 74VHC374 Rev. 1.3

# **Logic Symbol**



### **Functional Description**

The VHC374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $\overline{(OE)}$  LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

#### **Truth Table**

	Outputs		
D <sub>n</sub>	СР	ŌĒ	O <sub>n</sub>
Н	<i></i>	L	Н
L	<i></i>	L	L
Х	Х	Н	Z

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

✓ = LOW-to-HIGH Transition

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±75mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
T <sub>L</sub>	Lead Temperature (Soldering, 10 seconds)	260°C

# Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>OPR</sub>	Operating Temperature	-40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

#### Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

							$T_A =$			
				Conditions		25°C			o +85°C	1
Symbol	Parameter	V <sub>CC</sub> (V)	Cor			Тур.	Max.	Min.	Max.	Units
V <sub>IH</sub>	HIGH Level	2.0			1.50			1.50		V
	Input Voltage	3.0–5.5			0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0–5.5					0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V
	Output Voltage	3.0	or V <sub>IL</sub>		2.9	3.0		2.9		
	Voltage	4.5			4.4	4.5		4.4		
		3.0		$I_{OH} = -4mA$	2.58			2.48		
		4.5		$I_{OH} = -8mA$	3.94			3.80		
V <sub>OL</sub>	LOW Level	2.0		$I_{OL} = 50\mu A$		0.0	0.1		0.1	V
	Output Voltage	3.0	or V <sub>IL</sub>			0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		I <sub>OL</sub> = 4mA			0.36		0.44	
		4.5		I <sub>OL</sub> = 8mA			0.36		0.44	
I <sub>OZ</sub>	3-STATE Output Off-State Current	5.5	$V_{IN} = V_{IH}$ $V_{OUT} = V_{OUT}$	or V <sub>IL</sub> ; <sub>CC</sub> or GND			±0.25		±2.5	μА
I <sub>IN</sub>	Input Leakage Current	0–5.5	V <sub>IN</sub> = 5.5V or GND				±0.1		±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			4.0		40.0	μΑ

# **Noise Characteristics**

				$T_A = 25^{\circ}C$		
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	Limits	Units
V <sub>OLP</sub> <sup>(2)</sup>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	C <sub>L</sub> = 50pF	0.6	0.9	V
V <sub>OLV</sub> <sup>(2)</sup>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	C <sub>L</sub> = 50pF	-0.6	-0.9	V
V <sub>IHD</sub> <sup>(2)</sup>	Minimum HIGH Level Dynamic Input Voltage	5.0	C <sub>L</sub> = 50pF		3.5	V
V <sub>ILD</sub> <sup>(2)</sup>	Maximum LOW Level Dynamic Input Voltage	5.0	C <sub>L</sub> = 50pF		1.5	V

#### Note:

2. Parameter guaranteed by design.

#### **AC Electrical Characteristics**

					T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C			
Symbol	Parameter	V <sub>CC</sub> (V)	Cond	itions	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>		3.3 ± 0.3		C <sub>L</sub> = 15pF		8.1	12.7	1.0	15.0	ns
	Time (CP to O <sub>n</sub> )			$C_L = 50pF$		10.6	16.2	1.0	18.5	
		5.0 ± 0.5		C <sub>L</sub> = 15pF		5.4	8.1	1.0	9.5	ns
				$C_L = 50pF$		6.9	10.1	1.0	11.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	C <sub>L</sub> = 15pF		7.1	11.0	1.0	13.0	ns
	Enable Time			$C_L = 50pF$		9.6	14.5	1.0	16.5	
		5.0 ± 0.5		$C_L = 15pF$		5.1	7.6	1.0	9.0	ns
				$C_L = 50pF$		6.6	9.6	1.0	11.0	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 50pF$		10.2	14.0	1.0	16.0	ns
	Disable Time	5.0 ± 0.5		$C_L = 50pF$		6.1	8.8	1.0	10.0	
t <sub>OSLH</sub> ,	Output to Output	3.3 ± 0.3	(3)	$C_L = 50pF$			1.5		1.5	ns
toshl	Skew	5.0 ± 0.5		$C_L = 50pF$			1.0		1.0	
f <sub>MAX</sub>	Maximum Clock	3.3 ± 0.3		C <sub>L</sub> = 15pF	80	130		70		MHz
	Frequency			$C_L = 50pF$	55	85		50		
		5.0 ± 0.5		C <sub>L</sub> = 15pF	130	185		110		
				$C_L = 50pF$	85	120		75		
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Oper	1		4	10		10	pF
C <sub>OUT</sub>	Output Capacitance		$V_{CC} = 5.0V$			6				pF
C <sub>PD</sub>	Power Dissipation Capacitance		(4)			32				pF

#### Notes:


- 3. Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH\;max} t_{PLH\;min}|; \ t_{OSHL} = |t_{PHL\;max} t_{PHL\;min}|$
- 4.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8$  (per F/F). The total  $C_{PD}$  when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation:  $C_{PD}$  (total) = 20 + 12n.


# **AC Operating Requirements**

			T	A = 25°	С	$T_A = -40^{\circ}C$	C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>W</sub> (H), t <sub>W</sub> (L)	Minimum Pulse Width	3.3 ± 0.3	5.0			5.5		ns
	(CP)	5.0 ± 0.5	5.0			5.0		
t <sub>S</sub>	Minimum Set-Up Time	3.3 ± 0.3	4.5			4.5		ns
		5.0 ± 0.5	3.0			3.0		
t <sub>H</sub>	Minimum Hold Time	3.3 ± 0.3	2.0			2.0		ns
		5.0 ± 0.5	2.0			2.0		

# **Physical Dimensions**

Dimensions are in inches (millimeters) unless otherwise noted.










Figure 2. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION






# DIMENSIONS ARE IN MILLIMETERS

# NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





M20DREVC

Figure 3. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION

12.00°





SEE DETAIL A

DIMENSIONS ARE IN MILLIMETERS

#### DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# R0.09min - 8°7 -0.6±0.1 R0.09min GAGE PLANE SEATING PLANE R0.09min

DETAIL A

MTC20REVD1

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

TinyLogic<sup>®</sup> ACFx® HiSeC™ Programmable Active Droop™ Across the board. Around the world.™ QFĔT<sup>®</sup> TINYOPTO™ i-l oTM ActiveArray™ ImpliedDisconnect™  $\mathsf{Q}\mathsf{S}^{\scriptscriptstyle\mathsf{TM}}$ TinyPower™ TinyWire™ Bottomless™ IntelliMAX™ QT Optoelectronics™ Build it Now™ Quiet Series™ TruTranslation™ ISOPLANAR™ μSerDes™ CoolFET™ MICROCOUPLER™ RapidConfigure™ CROSSVOLT™ UHC<sup>®</sup> MicroPak™ RapidConnect™ CTL™ UniFET™ MICROWIRE™ ScalarPump™ Current Transfer Logic™ VCX™ SMART START™  $MSX^{\text{TM}}$ DOME™ SPM® Wire™ MSXPro™

E<sup>2</sup>CMOS™  $\mathsf{STEALTH}^{\mathsf{TM}}$  $OCX^{TM}$ EcoSPARK® SuperFET™ OCXPro™ EnSigna™ OPTOLOGIC® SuperSOT™-3 FACT Quiet Series™ **OPTOPLANAR®** SuperSOT™-6 FACT<sup>®</sup> SuperSOT™-8  $PACMAN^{TM}$  $\mathsf{FAST}^{^{\circledR}}$ SyncFET™ РОР™ FASTr™ ТСМ™ Power220®

FPS™ Power247® The Power Franchise®

FRFET® PowerEdge™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I24