

February 2008

# 74VHC74 Dual D-Type Flip-Flop with Preset and Clear

### **Features**

- High Speed: f<sub>MAX</sub> = 170MHz (typ.) at T<sub>A</sub> = 25°C
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min.)
- Power down protection is provided on all inputs
- Low power dissipation:  $I_{CC} = 2\mu A$  (max.) at  $T_A = 25$ °C
- Pin and function compatible with 74HC74

### **General Description**


The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse.  $\overline{\text{CLR}}$  and  $\overline{\text{PR}}$  are independent of the CK and are accomplished by setting the appropriate input LOW.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

# **Ordering Information**


Order Number	Package Number	Package Description
74VHC74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0


# **Connection Diagram**



# **Pin Description**

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CK <sub>1</sub> , CK <sub>2</sub>	Clock Pulse Inputs
CLR <sub>1</sub> , CLR <sub>2</sub>	Direct Clear Inputs
$\overline{PR}_1, \overline{PR}_2$	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Output

# **Logic Symbol**



### **Truth Table**

	Inputs				puts	
CLR	PR	D	СК	Q	Q	Function
L	Н	Х	Х	L	Н	Clear
Н	L	Х	Х	Н	L	Preset
L	L	Х	Х	H <sup>(1)</sup>	H <sup>(1)</sup>	
Н	Н	L	~	L	Н	
Н	Н	Н	~	Н	L	
Н	Н	Х	~	Q <sub>n</sub>	Q <sub>n</sub>	No Change

### Note:

 This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state.

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	-20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±50mA
T <sub>STG</sub>	Storage Temperature	-65°C to +150°C
T <sub>L</sub>	Lead Temperature (Soldering, 10 seconds)	260°C

# Recommended Operating Conditions<sup>(2)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>OPR</sub>	Operating Temperature	–40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time, $V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 100ns/V 0ns/V ~ 20ns/V

#### Note:

2. Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

					Т	- A = 25°	С		40°C to 5°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Con	ditions	Min.	Тур.	Max.	Min.	Max.	Units
V <sub>IH</sub>	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0-5.5			0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input	2.0		/			0.50		0.50	V
	Voltage	3.0-5.5	1				0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V
	Output Voltage	3.0	or V <sub>IL</sub>		2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0	1	$I_{OH} = -4mA$	2.58			2.48		
		4.5	]	$I_{OH} = -8mA$	3.94			3.80		
V <sub>OL</sub>	LOW Level	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V
	Output Voltage	3.0	or V <sub>IL</sub>			0.0	0.1		0.1	
		4.5	]			0.0	0.1		0.1	
		3.0	1	I <sub>OL</sub> = 4mA			0.36		0.44	
		4.5	1	$I_{OL} = 8mA$			0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	0–5.5	V <sub>IN</sub> = 5.5V	or GND			±0.1		±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			2.0		20.0	μA

### **AC Electrical Characteristics**

				T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C				
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units	
f <sub>MAX</sub>	Maximum Clock	3.3 ± 0.3	C <sub>L</sub> = 15pF	80	125		70		MHz	
	Frequency		$C_L = 50pF$	50	75		45			
		5.0 ± 0.5	C <sub>L</sub> = 15pF	130	170		110			
			$C_L = 50pF$	90	115		75			
t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLH}, t_{PHL}$ Propagation Delay Time (CK-Q, $\overline{Q}$ )	$3.3 \pm 0.3$	C <sub>L</sub> = 15pF		6.7	11.9	1.0	14.0	ns	
			$C_L = 50pF$		9.2	15.4	1.0	17.5		
		5.0 ± 0.5	C <sub>L</sub> = 15pF		4.6	7.3	1.0	8.5		
			C <sub>L</sub> = 50pF		6.1	9.3	1.0	10.5		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	3.3 ± 0.3	C <sub>L</sub> = 15pF		7.6	12.3	1.0	14.5	ns	
	Time ( $\overline{CLR}$ , $\overline{PR}$ -Q, $\overline{Q}$ )	Time (CLR, PR -Q, Q)		C <sub>L</sub> = 50pF		10.1	15.8	1.0	18.0	
		5.0 ± 0.5	$C_L = 15pF$		4.8	7.7	1.0	9.0		
			C <sub>L</sub> = 50pF		6.3	9.7	1.0	11.0		
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Open		4	10		10	pF	
C <sub>PD</sub>	Power Dissipation Capacitance		(3)		25				pF	

#### Note:

3. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>IN</sub> + I<sub>CC</sub> / 2 (per F/F).


# **AC Operating Requirements**


			<b>T</b> <sub>A</sub> =	25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(4)</sup>	Тур.		aranteed inimum	Units
$t_W(L), t_W(H)$	Minimum Pulse Width (CK)	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>W</sub> (L)	Minimum Pulse Width (CLR, PR)	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>S</sub>	Minimum Setup Time	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>H</sub>	Minimum Hold Time	3.3		0.5	0.5	ns
		5.0		0.5	0.5	
t <sub>REC</sub>	Minimum Recovery Time (CLR, PR)	3.3		5.0	5.0	ns
		5.0		3.0	3.0	1


#### Note

4.  $V_{CC}$  is 3.3 ± 0.3V or 5.0 ± 0.5V

## **Physical Dimensions**







SCALE: 20:1


- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X145-14M
- E) DRAWING CONFORMS TO ASME Y14.5M-1994
- F) DRAWING FILE NAME: M14AREV13


Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


### Physical Dimensions (Continued)





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

### NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M14DREVC

Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

### Physical Dimensions (Continued) 5.0±0.1 -A-0.65 0.43 TYP 6.4 4.4±0.1 -B-1.65 3.2 □ 0.2 C B A PIN #1 IDENT. 6.10 0.45LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX □ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30 ⊕ 0.13M ABS CS 12.00°TOP & BOTTOM R0.09 min GAGE PLANE 0.25 0°-8° NOTES: 0.6±0.1 A. CONFORMS TO JEDEC REGISTRATION MO-153, SEATING PLANE R0.09min VARIATION AB, REF NOTE 6 1 00 **B. DIMENSIONS ARE IN MILLIMETERS DETAIL A**

- C. DIMENSIONS ARE IN MILLIMETERS


  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
- AND TIE BAR EXTRUSIONS
  D. DIMENSIONING AND TOLERANCES PER ANSI
  Y14.5M, 1982
- E. LANDPATTERN STANDARD: SOP65P640X110-14M
- F. DRAWING FILE NAME: MTC14REV6


Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

### Physical Dimensions (Continued)







NOTES: UNLESS OTHERWISE SPECIFIED THIS PACKAGE CONFORMS TO

- A) JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
  DIMENSIONS ARE EXCLUSIVE OF BURRS.
- C) MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994
- E) DRAWING FILE NAME: MKT-N14AREV7

Figure 4. 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

EZ TM

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ e-Series™

GTO<sup>TM</sup> i-Lo<sup>TM</sup>

IntelliMAX<sup>TM</sup>
ISOPLANAR<sup>TM</sup>
MegaBuck<sup>TM</sup>
MICROCOUPLER<sup>TM</sup>

MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™

OPTOLOGIC<sup>®</sup>
OPTOPLANAR<sup>®</sup>

PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFET<sup>®</sup> QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM<sup>®</sup>
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8

SYSTEM®
GENERAL
The Power Franchise®
P WCF
franchise
TinyBoost™
TinyBuck™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPWM™
TinyPWM™
TinyWire™
uSerDes™

SyncFET™

UHC<sup>®</sup>
Ultra FRFET™
UniFET™
VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 132