# FAIRCHILD SEMICONDUCTOR

# 74VHC574 **Octal D-Type Flip-Flop with 3-STATE Outputs**

# **General Description**

The VHC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input  $(\overline{\text{OE}})$ . When the  $\overline{\text{OE}}$  input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

March 1993

Revised May 2005

#### Features


- High Speed: t<sub>PD</sub> = 5.6 ns (typ) at V<sub>CC</sub> = 5V
- High Noise Immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V<sub>OLP</sub> = 0.6V (typ)
- Low Power Dissipation: I<sub>CC</sub> = 4 µA (Max) @ T<sub>A</sub> = 25°C
- Pin and Function Compatible with 74HC574

# **Ordering Code:**

Order Number	Package Number	Package Description
74VHC574M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC574SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Pb-Free package per JEDEC J-STD-020B.

## Logic Symbol



## **Connection Diagram** 0E

D<sub>1</sub>



#### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
OE	3-STATE Output Enable Input
0 <sub>0</sub> –0 <sub>7</sub>	3-STATE Outputs

© 2005 Fairchild Semiconductor Corporation DS011565

#### **Functional Description**

The VHC574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.


#### **Truth Table**

	Inputs	Outputs	
D <sub>n</sub>	СР	OE	O <sub>n</sub>
н	~	L	Н
L	~	L	L
х	х	н	Z

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance  $\mathcal{I} =$  LOW-to-HIGH Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

### **Recommended Operating**

# Conditions (Note 2) Supply Voltage (V<sub>CC</sub>) 2.0V to +5.5V Input Voltage (V<sub>IN</sub>) 0V to +5.5V Output Voltage (V(IN)) 0V to +5.5V

Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	-40°C to +85°C
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

74VHC574

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter HIGH Level	V <sub>CC</sub>		$T_A = 25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	Units	6	nditions
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Cor	attons
V <sub>IH</sub>		2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	I <sub>OH</sub> = -50 μA
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	1	I <sub>OH</sub> = -4 mA
		4.5	3.94			3.80		v		I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I <sub>OL</sub> = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	1	$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>OZ</sub>	3-STATE	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH} o$	r V <sub>IL</sub>
	Output Off-State Current								$V_{OUT} = V_{CI}$	or GND
I <sub>IN</sub>	Input Leakage	0 - 5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V$	or GND
	Current									
I <sub>CC</sub>	Quiescent Supply	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	
	Current									

#### Noise Characteristics

Symbol	Parameter	V <sub>cc</sub>	<b>T</b> <sub>A</sub> =	25°C	Units	Conditions	
Cymbol	i di dificici	(V)	Тур	Limits	onno		
V <sub>OLP</sub> (Note 3)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.0	1.2	V	C <sub>L</sub> = 50 pF	
V <sub>OLV</sub> (Note 3)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.8	-1.0	V	C <sub>L</sub> = 50 pF	
V <sub>IHD</sub> (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C <sub>L</sub> = 50 pF	
V <sub>ILD</sub> (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF	

3

Note 3: Parameter guaranteed by design.

#### AC Electrical Characteristics

Symbol	Parameter	V <sub>cc</sub>		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
Cymbol	i ulullotoi	(V)	Min	Тур	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.5	13.2	1.0	15.5	ns		$C_{L} = 15 \text{ p}$
t <sub>PHL</sub>	Time (CP to O <sub>n</sub> )			11.0	16.7	1.0	19.0	115		$C_L = 50 p$
		$5.0 \pm 0.5$		5.6	8.6	1.0	10.0	ns		$C_{L} = 15 \text{ p}$
				7.1	10.6	1.0	12.0	115		$C_L = 50 p$
t <sub>PZL</sub>	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		8.2	12.8	1.0	15.0	ns	$R_L = 1 \ k\Omega$	C <sub>L</sub> = 15 p
t <sub>PZH</sub>	Enable Time			10.7	16.3	1.0	18.5	115		$C_L = 50 p$
		$5.0 \pm 0.5$		5.9	9.0	1.0	10.5			$C_{L} = 15 \text{ p}$
					7.4	11.0	1.0	12.5	ns	
t <sub>PLZ</sub>	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		11.0	15.0	1.0	17.0	ns	$R_L = 1 \ k\Omega$	$C_L = 50 p$
t <sub>PHZ</sub>	Disable Time	$5.0 \pm 0.5$		7.1	10.1	1.0	11.5	115		$C_L = 50 p$
t <sub>OSLH</sub>	Output to	$\textbf{3.3}\pm\textbf{0.3}$			1.5		1.5	ns	(Note 4)	$C_{L} = 50 \text{ p}$
t <sub>OSHL</sub>	Output Skew	$5.0 \pm 0.5$			1.0		1.0	113		$C_L = 50 p$
f <sub>MAX</sub>	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	80	125		65				C <sub>L</sub> = 15 p
	Frequency		50	75		45		MHz		$C_{L} = 50 \text{ p}$
		$5.0 \pm 0.5$	130	180		110		IVIT 12		$C_{L} = 15 \text{ p}$
			85	115		75				$C_{L} = 50 \text{ p}$
CIN	Input			4	10		10	pF	$V_{CC} = Ope$	n
	Capacitance									
C <sub>OUT</sub>	Output			6				pF	V <sub>CC</sub> = 5.0\	/
	Capacitance					1				
C <sub>PD</sub>	Power Dissipation			28				pF	(Note 5)	
	Capacitance									

Note 4: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$ ;  $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$ 

Note 5:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{|N} + I_{CC}/8$  (per F/F). The total  $C_{PD}$  when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation:  $C_{PD}$  (total) = 20 + 8n.

#### **AC Operating Requirements**

Symbol	Parameter	V <sub>cc</sub>		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	Units	
	Faianietei	(V)	Min	Тур	Max	Min	Max	onita
t <sub>W</sub> (H)	Minimum Pulse Width (CP)	$\textbf{3.3}\pm\textbf{0.3}$	5.0			5.0		ns
t <sub>W</sub> (L)		$5.0\pm0.5$	5.0			5.0		115
t <sub>S</sub>	Minimum Set-Up Time	$\textbf{3.3}\pm\textbf{0.3}$	3.5			3.5		
		$5.0\pm0.5$	3.5			3.5		ns
t <sub>H</sub>	Minimum Hold Time	$\textbf{3.3}\pm\textbf{0.3}$	1.5			1.5		115
		$5.0\pm0.5$	1.5			1.5		

