



3.3 VOLT CMOS SyncBiFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2


IDT72V3614

FEATURES:

- Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions
- Supports clock frequencies up to 83 MHz
- Fast access times of 8 ns
- Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Mailbox bypass Register for each FIFO
- Dynamic Port B bus sizing of 36 bits (long word), 18 bits (word), and 9 bits (byte)
- Selection of Big- or Little-Endian format for word and byte bus sizes

- Three modes of byte-order swapping on port B
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor interface control logic
- \overline{EFA} , \overline{FFA} , \overline{AEA} , and \overline{AFA} flags synchronized by CLKA
- \overline{EFB} , \overline{FFB} , \overline{AEB} , and \overline{AFB} flags synchronized by CLKB
- Passive parity checking on each port
- Parity generation can be selected for each port
- Available in 132-pin plastic quad flat package (PQF), or space saving 120-pin thin quad flat package (TQFP)
- Pin and functionally compatible version of the 5V operating IDT723614
- Industrial temperature range (-40°C to +85°C) is available
- Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


FEBRUARY 2009

DESCRIPTION:

The IDT72V3614 is a pin and functionally compatible version of the IDT723614, designed to run off a 3.3V supply for exceptionally low power consumption. This device is monolithic, high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 83MHz and has read access times as fast as 8 ns. The FIFO operates in IDT Standard mode. Two independent 64 x 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (Almost-Full and Almost-Empty) to

indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36-bit, 18-bit, and 9-bit formats with a choice of Big- or Little-Endian configurations. Three modes of byte-order swapping are possible with any bus size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

PIN CONFIGURATIONS



4663 drw 02

NOTES:

1. Electrical pin 1 in center of beveled edge.
2. Uses Yamaichi socket IC51--1324-828.

PQFP⁽²⁾ (PQ132-1, order code: PQF)
TOP VIEW


DESCRIPTION (CONTINUED):

This device is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.

The Full Flag (\overline{FFA} , \overline{FFB}) and Almost-Full flag (\overline{AFA} , \overline{AFB}) of a FIFO are two-stage synchronized to the port clock that writes data to its array. The Empty Flag (\overline{EFA} , \overline{EFB}) and Almost-Empty (\overline{AEA} , \overline{AEB}) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT72V3614 is characterized for operation from 0°C to 70°C. Industrial temperature range (-40°C to +85°C) is available by special order. This device is fabricated using IDT's high speed, submicron CMOS technology.

PIN CONFIGURATIONS (CONTINUED)



NOTE:
1. Pin 1 identifier in corner.

4663 drw 03

TQFP (PN120-1, order code: PF)
TOP VIEW

PIN DESCRIPTION

Symbol	Name	I/O	Description
A0-A35	Port A Data	I/O	36-bit bidirectional data port for side A.
\overline{AEA}	Port A Almost-Empty Flag	O (Port A)	Programmable Almost-Empty flag synchronized to CLKA. It is LOW when the number of 36-bit words in FIFO2 is less than or equal to the value in the offset register, X.
\overline{AEB}	Port B Almost-Empty Flag	O (Port B)	Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of 36-bit words in FIFO1 is less than or equal to the value in the offset register, X.
$\overline{AF\overline{A}}$	Port A Almost-Full Flag	O (Port A)	Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of 36-bit empty locations in FIFO1 is less than or equal to the value in the offset register, X.
$\overline{AF\overline{B}}$	Port B Almost-Full Flag	O (Port B)	Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of 36-bit empty locations in FIFO2 is less than or equal to the value in the offset register, X.
B0-B35	Port B Data	I/O	36-bit bidirectional data port for side B.
\overline{BE}	Big-Endian Select	I	Selects the bytes on port B used during byte or word data transfer. A LOW on \overline{BE} selects the most significant bytes on B0-B35 for use, and a HIGH selects the least significant bytes.
CLKA	Port A Clock	I	CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. \overline{EFA} , \overline{FFA} , \overline{AFA} , and \overline{AEA} are synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port B Clock	I	CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port B byte swapping and data port sizing operations are also synchronous to the LOW-to-HIGH transition of CLKB. \overline{EFB} , \overline{FFB} , \overline{AFB} , and \overline{AEB} are synchronized to the LOW-to-HIGH transition of CLKB.
\overline{CSA}	Port A Chip Select	I	\overline{CSA} must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when \overline{CSA} is HIGH.
\overline{CSB}	Port B Chip Select	I	\overline{CSB} must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when \overline{CSB} is HIGH.
\overline{EFA}	Port A Empty Flag	O (Port A)	\overline{EFA} is synchronized to the LOW-to-HIGH transition of CLKA. When \overline{EFA} is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when \overline{EFA} is HIGH. \overline{EFA} is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after data is loaded into empty FIFO2 memory.
\overline{EFB}	Port B Empty Flag	O (Port B)	\overline{EFB} is synchronized to the LOW-to-HIGH transition of CLKB. When \overline{EFB} is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when \overline{EFB} is HIGH. \overline{EFB} is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory.
ENA	Port A Enable	I	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.
ENB	Port B Enable	I	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.
\overline{FFA}	Port A Full Flag	O (Port A)	\overline{FFA} is synchronized to the LOW-to-HIGH transition of CLKA. When \overline{FFA} is LOW, FIFO1 is full, and writes to its memory are disabled. \overline{FFA} is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset.
\overline{FFB}	Port B Full Flag	O (Port B)	\overline{FFB} is synchronized to the LOW-to-HIGH transition of CLKB. When \overline{FFB} is LOW, FIFO2 is full, and writes to its memory are disabled. \overline{FFB} is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset.
FS1, FS0	Flag-Offset Selects	I	The LOW-to-HIGH transition of \overline{RST} latches the values of FS0 and FS1, which selects one of four preset values for the Almost-Full flag and Almost-Empty flag offset.
MBA	Port A Mailbox Select	I	A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and a LOW level selects FIFO2 output register data for output.
$\overline{MBF1}$	Mail1 Register Flag	O	$\overline{MBF1}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{MBF1}$ is set LOW. $\overline{MBF1}$ is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are HIGH. $\overline{MBF1}$ is set HIGH when the device is reset.

PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
$\overline{\text{MBF2}}$	Mail2 Register Flag	O	$\overline{\text{MBF2}}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text{MBF2}}$ is set LOW. $\overline{\text{MBF2}}$ is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. $\overline{\text{MBF2}}$ is set HIGH when the device is reset.
ODD/ $\overline{\text{EVEN}}$	Odd/Even Parity Select	I	Odd parity is checked on each port when ODD/ $\overline{\text{EVEN}}$ is HIGH, and even parity is checked when ODD/ $\overline{\text{EVEN}}$ is LOW. ODD/ $\overline{\text{EVEN}}$ also selects the type of parity generated for each port if parity generation is enabled for a read operation.
$\overline{\text{PEFA}}$	Port A Parity Error Flag	O (Port A)	When any byte applied to terminals A0-A35 fails parity, $\overline{\text{PEFA}}$ is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/ $\overline{\text{EVEN}}$ input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/ $\overline{\text{RA}}$ LOW, MBA HIGH, and PGA HIGH, the $\overline{\text{PEFA}}$ flag is forced HIGH regardless of the A0-A35 inputs.
$\overline{\text{PEFB}}$	Port B Parity Error Flag	O (Port B)	When any valid byte applied to terminals B0-B35 fails parity, $\overline{\text{PEFB}}$ is LOW. Bytes are organized as B0-B8, B9-B17, B18-B26, B27-B35 with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for Port B. The type of parity checked is determined by the state of the ODD/ $\overline{\text{EVEN}}$ input. The parity trees used to check the B0-B35 inputs are shared by the mail 1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/ $\overline{\text{RB}}$ LOW, SIZ1 and SIZ0 HIGH, and PGB HIGH, the $\overline{\text{PEFB}}$ flag is forced HIGH regardless of the state of the B0-B35 inputs.
PGA	Port A Parity Generation	I	Parity is generated for data reads from port A when PGA is HIGH. The type of parity generated is selected by the state of the ODD/ $\overline{\text{EVEN}}$ input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte.
PGB	Port B Parity Generation	I	Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/ $\overline{\text{EVEN}}$ input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte.
$\overline{\text{RST}}$	Reset	I	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while $\overline{\text{RST}}$ is LOW. This sets the $\overline{\text{AFA}}$, $\overline{\text{AFB}}$, $\overline{\text{MBF1}}$, and $\overline{\text{MBF2}}$ flags HIGH and the $\overline{\text{EFA}}$, $\overline{\text{EFB}}$, $\overline{\text{AEA}}$, $\overline{\text{AEB}}$, $\overline{\text{FFA}}$, and $\overline{\text{FFB}}$ flags LOW. The LOW-to-HIGH transition of $\overline{\text{RST}}$ latches the status of the FS1 and FS0 inputs to select Almost-Full and Almost-Empty flag offsets.
SIZ0, SIZ1	Port B Bus Size Selects	I (Port B)	A LOW-to-HIGH transition of CLKB latches the states of SIZ0, SIZ1, and $\overline{\text{BE}}$, and the following LOW-to-HIGH transition of CLKB implements the latched states as a port B bus size. Port B bus sizes can be long word, word or byte. A HIGH on both SIZ0 and SIZ1 accesses the mailbox registers for a port B 36-bit write or read.
SW0, SW1	Port B Byte Swap Select	I (Port B)	At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection.
W/ $\overline{\text{RA}}$	Port A Write/Read Select	I	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/ $\overline{\text{RA}}$ is HIGH.
W/ $\overline{\text{RB}}$	Port B Write/Read Select	I	A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/ $\overline{\text{RB}}$ is HIGH.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{CC}	Supply Voltage Range	-0.5 to +4.6	V
V _I ⁽²⁾	Input Voltage Range	-0.5 to V _{CC} +0.5	V
V _O ⁽²⁾	Output Voltage Range	-0.5 to V _{CC} +0.5	V
I _{IK}	Input Clamp Current, (V _I < 0 or V _I > V _{CC})	±20	mA
I _{OK}	Output Clamp Current, (V _O < 0 or V _O > V _{CC})	±50	mA
I _{OUT}	Continuous Output Current, (V _O = 0 to V _{CC})	±50	mA
I _{CC}	Continuous Current Through V _{CC} or GND	±500	mA
T _{STG}	Storage Temperature Range	-65 to 150	°C

NOTES:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC} ⁽¹⁾	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	HIGH Level Input Voltage	2	—	V _{CC} +0.5	V
V _{IL}	LOW-Level Input Voltage	-	—	0.8	V
I _{OH}	HIGH-Level Output Current	-	—	-4	mA
I _{OL}	LOW-Level Output Current	-	—	8	mA
T _A	Operating Free-air Temperature	0	—	70	°C

NOTE:

- For 12ns (83MHz operation), V_{CC}=3.3V +/-0.15V, JEDEC JESD8-A compliant

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)

Symbol	Parameter	Test Conditions	IDT72V3614 Commercial t _{CLK} = 12, 15, 20 ns			Unit
			Min.	Typ. ⁽¹⁾	Max.	
V _{OH}	Output Logic "1" Voltage	V _{CC} = 3.0V, I _{OH} = -4 mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage	V _{CC} = 3.0V, I _{OL} = 8 mA	—	—	0.5	V
I _{LI}	Input Leakage Current (Any Input)	V _{CC} = 3.6V, V _I = V _{CC} or 0	—	—	±5	µA
I _{LO}	Output Leakage Current	V _{CC} = 3.6V, V _O = V _{CC} or 0	—	—	±5	µA
I _{CC} ⁽²⁾	Standby Current	V _{CC} = 3.6V, V _I = V _{CC} - 0.2V or 0	—	—	500	µA
C _{IN}	Input Capacitance	V _I = 0, f = 1 MHz	—	4	—	pF
C _{OUT}	Output Capacitance	V _O = 0, f = 1 MHz	—	8	—	pF

NOTES:

- All typical values are at V_{CC} = 3.3V, T_A = 25°C.
- For additional I_{CC} information, see Figure 1, *Typical Characteristics: Supply Current (I_{CC}) vs. Clock Frequency (f_s)*.

DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION

The $I_{CC}(f)$ current for the graph in Figure 1 was taken while simultaneously reading and writing the FIFO on the IDT72V3614 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

CALCULATING POWER DISSIPATION

With $I_{CC}(f)$ taken from Figure 1, the maximum power dissipation (P_T) of the IDT72V3614 can be calculated by:

$$P_T = V_{CC} \times I_{CC}(f) + \sum_{N} (CL \times V_{OH}^2 \times f_o)$$

where:

- N = number of used outputs (36-bit (long word), 18-bit (word) or 9-bit (byte) bus-size)
- CL = output capacitance load
- f_o = switching frequency of an output
- V_{OH} = output high level voltage

When no reads or writes are occurring on this device, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

$$P_T = V_{CC} \times f_s \times 0.025 \text{ mA/MHz}$$




Figure 1. Typical Characteristics: Supply Current (I_{CC}) vs. Clock Frequency (f_s)

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

Commercial: $V_{cc}=3.3V \pm 0.30V$; for 12ns (83MHz) operation, $V_{cc}=3.3V \pm 0.15V$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$; JEDEC JESD8-A compliant

Symbol	Parameter	IDT72V3614L12		IDT72V3614L15		IDT72V3614L20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _s	Clock Frequency, CLKA or CLKB	–	83	–	66.7	–	50	MHz
t _{CLK}	Clock Cycle Time, CLKA or CLKB	12	–	15	–	20	–	ns
t _{CLKH}	Pulse Duration, CLKA and CLKB HIGH	5	–	6	–	8	–	ns
t _{CLKL}	Pulse Duration, CLKA and CLKB LOW	5	–	6	–	8	–	ns
t _{DS}	Setup Time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑	4	–	4	–	5	–	ns
t _{ENS}	Setup Time, \overline{CSA} , W/\overline{RA} , ENA and MBA before CLKA↑; \overline{CSB} , W/\overline{RB} and ENB before CLKB↑	3.5	–	5	–	5	–	ns
t _{SZS}	Setup Time, $SIZ0$, $SIZ1$, and \overline{BE} before CLKB↑	3.5	–	4	–	5	–	ns
t _{SWS}	Setup Time, SW0 and SW1 before CLKB↑	4	–	6	–	7	–	ns
t _{PGS}	Setup Time, ODD/\overline{EVEN} and PGA before CLKA↑; ODD/\overline{EVEN} and PGB before CLKB↑ ⁽¹⁾	3	–	4	–	5	–	ns
t _{RSTS}	Setup Time, \overline{RST} LOW before CLKA↑ or CLKB↑ ⁽²⁾	4	–	5	–	6	–	ns
t _{FSS}	Setup Time, FS0 and FS1 before \overline{RST} HIGH	4	–	5	–	6	–	ns
t _{DH}	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	0.5	–	1	–	1	–	ns
t _{ENH}	Hold Time, \overline{CSA} , W/\overline{RA} , ENA and MBA after CLKA↑; \overline{CSB} , W/\overline{RB} , and ENB after CLKB↑	0.5	–	1	–	1	–	ns
t _{SZH}	Hold Time, $SIZ0$, $SIZ1$, and \overline{BE} after CLKB↑	1	–	1	–	2	–	ns
t _{SWH}	Hold Time, SW0 and SW1 after CLKB↑	1	–	1	–	2	–	ns
t _{PGH}	Hold Time, ODD/\overline{EVEN} and PGA after CLKA↑; ODD/\overline{EVEN} and PGB after CLKB↑ ⁽¹⁾	0	–	0	–	0	–	ns
t _{RSTH}	Hold Time, \overline{RST} LOW after CLKA↑ or CLKB↑ ⁽²⁾	4	–	5	–	6	–	ns
t _{FSH}	Hold Time, FS0 and FS1 after \overline{RST} HIGH	4	–	4	–	4	–	ns
t _{SKEW1} ⁽³⁾	Skew Time, between CLKA↑ and CLKB↑ for \overline{EFA} , \overline{EFB} , \overline{FFA} , and \overline{FFB}	5.5	–	8	–	8	–	ns
t _{SKEW2} ^(3,4)	Skew Time, between CLKA↑ and CLKB↑ for \overline{AEA} , \overline{AEB} , \overline{AFA} , and \overline{AFB}	14	–	14	–	16	–	ns

NOTES:

1. Only applies for a clock edge that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
4. Design simulated, not tested.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF

Commercial: Vcc=3.3V±0.30V; for 12ns (83MHz) operation, Vcc=3.3V±0.15V; TA = 0°C to +70°C; JEDEC JESD8-A compliant

Symbol	Parameter	IDT72V3614L12		IDT72V3614L15		IDT72V3614L20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tA	Access Time, CLKA↑ to A0-A35 and CLKB↑ to B0-B35	1	8	2	10	2	12	ns
tWFF	Propagation Delay Time, CLKA↑ to \overline{FFA} and CLKB↑ to \overline{FFB}	1	8	2	10	2	12	ns
tREF	Propagation Delay Time, CLKA↑ to \overline{EFA} and CLKB↑ to \overline{EFB}	1	8	2	10	2	12	ns
tPAE	Propagation Delay Time, CLKA↑ to \overline{AEA} and CLKB↑ to \overline{AEB}	1	8	2	10	2	12	ns
tPAF	Propagation Delay Time, CLKA↑ to \overline{AFA} and CLKB↑ to \overline{AFB}	1	8	2	10	2	12	ns
tPMF	Propagation Delay Time, CLKA↑ to $\overline{MBF1}$ LOW or $\overline{MBF2}$ HIGH and CLKB↑ to $\overline{MBF2}$ LOW or $\overline{MBF1}$ HIGH	1	8	1	9	1	12	ns
tPMR	Propagation Delay Time, CLKA↑ to B0-B35 ⁽¹⁾ and CLKB↑ to A0-A35 ⁽²⁾	2	8	2	10	2	12	ns
tPPE ⁽³⁾	Propagation delay time, CLKB↑ to \overline{PEFB}	2	8	2	10	2	12	ns
tMDV	Propagation Delay Time, MBA to A0-A35 valid and SIZ1, SIZ0 to B0-B35 valid	1	8	1	10	1	11.5	ns
tPDPE	Propagation Delay Time, A0-A35 valid to \overline{PEFA} valid; B0-B35 valid to \overline{PEFB} valid	2	8	2	10	2	11	ns
tPOPE	Propagation Delay Time, ODD/ \overline{EVEN} to \overline{PEFA} and \overline{PEFB}	2	8	2	10	2	12	ns
tPOPB ⁽⁴⁾	Propagation Delay Time, ODD/ \overline{EVEN} to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35)	2	8	2	10	2	12	ns
tPEPE	Propagation Delay Time, \overline{CSA} , ENA, $\overline{W/RA}$, MBA, or PGA to \overline{PEFA} ; \overline{CSB} , ENB, $\overline{W/RB}$, SIZ1, SIZ0, or PGB to \overline{PEFB}	1	8	1	10	1	12	ns
tPEPB ⁽⁴⁾	Propagation Delay Time, \overline{CSA} , ENA, $\overline{W/RA}$, MBA, or PGA to parity bits (A8, A17, A26, A35); \overline{CSB} , ENB, $\overline{W/RB}$, SIZ1, SIZ0, or PGB to parity bits (B8, B17, B26, B35)	2	8	2	10	2	12	ns
tRSF	Propagation Delay Time, \overline{RST} to ($\overline{MBF1}$, $\overline{MBF2}$) HIGH	1	10	1	15	1	20	ns
tEN	Enable Time, \overline{CSA} and $\overline{W/RA}$ LOW to A0-A35 active and \overline{CSB} LOW and $\overline{W/RB}$ HIGH to B0-B35 active	2	6	2	10	2	12	ns
tDIS	Disable Time, \overline{CSA} or $\overline{W/RA}$ HIGH to A0-A35 at high-impedance and \overline{CSB} HIGH or $\overline{W/RB}$ LOW to B0-B35 at high-impedance	1	6	1	8	1	9	ns

NOTES:

1. Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZ0 are HIGH.
2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
3. Only applies when a new port B bus size is implemented by the rising CLKB edge.
4. Only applies when reading data from a mail register.

SIGNAL DESCRIPTIONS

RESET

The IDT72V3614 is reset by taking the Reset (\overline{RST}) input LOW for at least four port A clock (CLKA) and four port B clock (CLKB) LOW-to-HIGH transitions. The Reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the Full Flags (\overline{FFA} , \overline{FFB}) LOW, the Empty Flags (\overline{EFA} , \overline{EFB}) LOW, the Almost-Empty flags (\overline{AEA} , \overline{AEB}) LOW and the Almost-Full flags (\overline{AFA} , \overline{AFB}) HIGH. A reset also forces the Mailbox Flags ($\overline{MBF1}$, $\overline{MBF2}$) HIGH. After a reset, \overline{FFA} is set HIGH after two LOW-to-HIGH transitions of CLKA and \overline{FFB} is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the \overline{RST} input loads the Almost-Full and Almost-Empty Offset register (X) with the values selected by the Flag Select (FS0, FS1) inputs. The values that can be loaded into the registers are shown in Table 1. For the relevant Reset and preset value loading timing diagram, see Figure 5.

FIFO WRITE/READ OPERATION

The state of port A data A0-A35 outputs is controlled by the port A Chip Select (\overline{CSA}) and the port A Write/Read select ($\overline{W/RA}$). The A0-A35 outputs are in the high-impedance state when either \overline{CSA} or $\overline{W/RA}$ is HIGH. The A0-A35 outputs are active when both \overline{CSA} and $\overline{W/RA}$ are LOW. Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $\overline{W/RA}$ is HIGH, ENA is HIGH, MBA is LOW, and \overline{FFA} is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $\overline{W/RA}$ is LOW, ENA is HIGH, MBA is LOW, and \overline{EFA} is HIGH (see Table 2). Port A read and write timing diagrams can be found in Figure 6 and 15.

The port B control signals are identical to those of port A. The state of the port B data (B0-B35) outputs is controlled by the port B Chip Select (\overline{CSB}) and the port B Write/Read select ($\overline{W/RB}$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} or $\overline{W/RB}$ is HIGH. The B0-B35 outputs are active when both \overline{CSB} and $\overline{W/RB}$ are LOW. Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W/RB}$ is HIGH, ENB is HIGH, \overline{EFB} is HIGH, and either $\overline{SIZ0}$ or $\overline{SIZ1}$ is LOW. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W/RB}$ is LOW, ENB is HIGH, \overline{EFB} is HIGH, and either $\overline{SIZ0}$ or $\overline{SIZ1}$ is LOW (see Table 3). Port B read and write timing diagrams together with Bus-Matching, byte-swapping and Endian select can be found in Figures 7 to 12.

The setup and hold time constraints to the port clocks for the port Chip Selects (\overline{CSA} , \overline{CSB}) and Write/Read selects ($\overline{W/RA}$, $\overline{W/RB}$) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port Chip Select and Write/Read select can change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. \overline{EFA} , \overline{AEA} , \overline{FFA} , and \overline{AFA} are synchronized to CLKA. \overline{EFB} , \overline{AEB} , \overline{FFB} , and \overline{AFB} are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

EMPTY FLAGS (\overline{EFA} , \overline{EFB})

The Empty Flag of a FIFO is synchronized to the port clock that reads data from its array. When the Empty Flag is HIGH, new data can be read to the FIFO

output register. When the Empty Flag is LOW, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, \overline{EFB} is set LOW when the fourth byte or second word of the last long word is read.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an Empty Flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the Empty Flag synchronizing clock. Therefore, an Empty Flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The Empty Flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an Empty Flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time t_{SKEW1} or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 14 and 15).

FULL FLAG (\overline{FFA} , \overline{FFB})

The Full Flag of a FIFO is synchronized to the port clock that writes data to its array. When the Full Flag is HIGH, a memory location is free in the FIFO to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a Full Flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the Full Flag synchronizing clock. Therefore, a Full Flag is LOW if less than two cycles of the Full Flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Full Flag synchronization clock after the read sets the Full Flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a Full Flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time t_{SKEW1} or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 16 and 17).

ALMOST-EMPTY FLAGS (\overline{AEA} , \overline{AEB})

The Almost-Empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an Almost-Empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO memory status is almost-empty, almost-empty+1, or almost-empty+2. The almost-empty state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see Reset section). An Almost-Empty flag is LOW when the FIFO contains X or less long words in memory and is HIGH when the FIFO contains (X+1) or more long words.

Two LOW-to-HIGH transitions of the Almost-Empty flag synchronizing clock are required after a FIFO write for the Almost-Empty flag to reflect the new level of fill. Therefore, the Almost-Empty flag of a FIFO containing (X+1) or more long words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An Almost-Empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an Almost-Empty flag synchronizing clock begins the first synchronization

TABLE 1 – FLAG PROGRAMMING

FS1	FS0	$\overline{\text{RST}}$	ALMOST-FULL AND ALMOST-EMPTY FLAG OFFSET REGISTER (X)
H	H	↑	16
H	L	↑	12
L	H	↑	8
L	L	↑	4

TABLE 2 – PORT-A ENABLE FUNCTION TABLE

$\overline{\text{CSA}}$	$\text{W}/\overline{\text{RA}}$	ENA	MBA	CLKA	Data A (A0-A35) I/O	Port Functions
H	X	X	X	X	Input	None
L	H	L	X	X	Input	None
L	H	H	L	↑	Input	FIFO1 Write
L	H	H	H	↑	Input	Mail1 Write
L	L	L	L	X	Output	None
L	L	H	L	↑	Output	FIFO2 Read
L	L	L	H	X	Output	None
L	L	H	H	↑	Output	Mail2 Read (Set $\overline{\text{MBF2}}$ HIGH)

TABLE 3 – PORT-B ENABLE FUNCTION TABLE

$\overline{\text{CSB}}$	$\text{W}/\overline{\text{RB}}$	ENB	SIZ1, SIZ0	CLKB	Data B (B0-B35) I/O	Port Functions
H	X	X	X	X	Input	None
L	H	L	X	X	Input	None
L	H	H	One, both LOW	↑	Input	FIFO2 Write
L	H	H	Both HIGH	↑	Input	Mail2 Write
L	L	L	One, both LOW	X	Output	None
L	L	H	One, both LOW	↑	Output	FIFO1 read
L	L	L	Both HIGH	X	Output	None
L	L	H	Both HIGH	↑	Output	Mail1 Read (Set $\overline{\text{MBF1}}$ HIGH)

TABLE 4 – FIFO1 FLAG OPERATION

Number of 36-Bit Words in the FIFO1 ⁽¹⁾	Synchronized to CLKB		Synchronized to CLKA	
	$\overline{\text{EFB}}$	$\overline{\text{AEB}}$	$\overline{\text{AFA}}$	$\overline{\text{FFA}}$
0	L	L	H	H
1 to X	H	L	H	H
(X+1) to [64-(X+1)]	H	H	H	H
(64-X) to 63	H	H	L	H
64	H	H	L	L

TABLE 5 – FIFO2 FLAG OPERATION

Number of 36-Bit Words in the FIFO2 ⁽¹⁾	Synchronized to CLKA		Synchronized to CLKB	
	$\overline{\text{EFA}}$	$\overline{\text{AEA}}$	$\overline{\text{AFB}}$	$\overline{\text{FFB}}$
0	L	L	H	H
1 to X	H	L	H	H
(X+1) to [64-(X+1)]	H	H	H	H
(64-X) to 63	H	H	L	H
64	H	H	L	L

NOTE:

1. X is the value in the Almost-Empty flag and Almost-Full flag Offset register.

cycle if it occurs at time t_{SKEW2} or greater after the write that fills the FIFO to $(X+1)$ long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 18 and 19).

ALMOST FULL FLAGS ($\overline{\text{AFA}}$, $\overline{\text{AFB}}$)

The Almost-Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost-Full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see Reset section). An Almost-Full flag is LOW when the FIFO contains $(64-X)$ or more long words in memory and is HIGH when the FIFO contains $[64-(X+1)]$ or less long words.

Two LOW-to-HIGH transitions of the Almost-Full flag synchronizing clock are required after a FIFO read for the Almost-Full flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing $[64-(X+1)]$ or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to $[64-(X+1)]$. An Almost-Full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to $[64-(X+1)]$. A LOW-to-HIGH transition of an Almost-Full flag synchronizing clock begins the first synchronization cycle if it occurs at time t_{SKEW2} or greater after the read that reduces the number of long words in memory to $[64-(X+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 20 and 21).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The Mailbox Select (MBA, SIZ0, SIZ1) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by $\overline{\text{CSA}}$, $\text{W}/\overline{\text{RA}}$, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by $\overline{\text{CSB}}$, $\text{W}/\overline{\text{RB}}$, and ENB with both SIZ1 and SIZ0 HIGH. Writing data to a mail register sets the corresponding flag ($\overline{\text{MBF1}}$ or $\overline{\text{MBF2}}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When the port A data outputs (A0-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is LOW and from the mail2 register when MBA is HIGH. When the port B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZ0 are LOW and from the mail2 register when both SIZ1 and SIZ0 are HIGH. The Mail1 Register Flag ($\overline{\text{MBF1}}$) is set HIGH by a rising CLKB edge when a port B read is selected by $\overline{\text{CSB}}$, $\text{W}/\overline{\text{RB}}$, and ENB with both SIZ1 and SIZ0 HIGH. The Mail2 Register Flag ($\overline{\text{MBF2}}$) is set HIGH by a LOW-to-HIGH transition on CLKA when port A read is selected by $\overline{\text{CSA}}$, $\text{W}/\overline{\text{RA}}$, and ENA and MBA is HIGH. The data in the mail register remains intact after it is read and changes only when new data is written to the register. Relevant mail register and Mail Register Flag timing diagrams can be found in Figure 22 and Figure 23.

DYNAMIC BUS SIZING

The port B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus (Big-Endian) or least significant bytes of the bus (Little-Endian). Port B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus Size select (SIZ0, SIZ1) inputs and the Big-Endian select ($\overline{\text{BE}}$) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus size selection is implemented by the next rising edge on CLKB according to Figure 2.

Only 36-bit long-word data is written to or read from the two FIFO memories on the IDT72V3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port B bus sizing does not apply to mail register operations.

BUS-MATCHING FIFO1 READS

Data is read from the FIFO1 RAM in 36-bit long word increments. If a long word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 2.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long word data.

When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs are indeterminate.

BUS-MATCHING FIFO2 WRITES

Data is written to the FIFO2 RAM in 36-bit long word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 2.

Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

When writing data to FIFO2 in byte or word format, the unused B0-B35 inputs are don't care⁽¹⁾ inputs.

PORT-B MAIL REGISTER ACCESS

In addition to selecting port-B bus sizes for FIFO reads and writes, the port B bus Size select (SIZ0, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are HIGH, the mail1 register is accessed for a port B long word read and the mail2 register is accessed for a port B long word write. The mail register is accessed immediately and any bus-sizing operation that may be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 3 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port B bus size is implemented on each rising CLKB edge according to the states of SIZ0_Q, SIZ1_Q, and $\overline{\text{BE}}_Q$.

BYTE SWAPPING

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection.

The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port B Swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 4 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 4, then outputs the bytes as shown in Figure 2. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes, first loads the data according to Figure 2, then swaps the bytes as shown in Figure 4 when the long word is loaded to FIFO2 RAM.

PARITY CHECKING

The port A inputs (A0-A35) and port B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a LOW level on the port Parity Error Flag (PEFA). A parity failure on one or more bytes of the port B data input that are valid for the bus-size implementation is reported by a LOW level on the port B Parity Error Flag (PEFB). Odd or Even parity checking can be selected, and the Parity Error Flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the Odd/Even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port Parity Error Flag (PEFA, PEFB) output. Port A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port B bus-size implementation. When Odd/Even parity is selected, a port Parity Error Flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port A reads (PGA = HIGH). When a port A read from the mail2 register with parity generation is selected with CSA LOW, ENA HIGH, WRA LOW, MBA HIGH, and PGA HIGH, the port A Parity Error Flag (PEFA) is held HIGH regardless of the levels applied to the

A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads (PGB = HIGH). When a port B read from the mail1 register with parity generation is selected with CSB LOW, ENB HIGH, WRB LOW, both SIZ0 and SIZ1 HIGH, and PGB HIGH, the port B Parity Error Flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs (see Figure 24 and 25).

PARITY GENERATION

A HIGH level on the port A Parity Generate select (PGA) or port B Parity Generate select (PGB) enables the IDT72V3614 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18-26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the Parity Generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A Parity Generate select (PGA) and Odd/Even parity select (ODD/EVEN) have setup and hold time constraints to the port A Clock (CLKA) and the port B Parity Generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port B Clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port Chip Select (CSA, CSB) is LOW, Enable (ENA, ENB) is HIGH, Write/Read select (WRA, WRB) input is LOW, the Mail register is selected (MBA is HIGH for port A; both SIZ0 and SIZ1 are HIGH for port B), and port Parity Generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register (see Figure 26 and 27).




Figure 2. Dynamic Bus Sizing




Figure 2. Dynamic Bus Sizing (Continued)




Figure 3. Logic Diagrams for SIZ0, SIZ1, and \overline{BE} Register

- (1) Either a HIGH or LOW can be applied to a "don't care" input with no change to the logical operation of the FIFO. Nevertheless, inputs that are temporarily "don't care" (along with unused inputs) must not be left open, rather they must be either HIGH or LOW.






Figure 4. Byte Swapping (Long Word Size Example)



4663 drw 05

Figure 5. Device Reset and Loading the X Register with the Value of Eight




NOTE:

- 1. Written to FIFO1.

4663 drw 06

Figure 6. Port-A Write Cycle Timing for FIFO1



NOTE:


- 1. SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register

4663 drw 07

DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2

SWAP MODE		DATA WRITTEN TO FIFO2				DATA READ FROM FIFO2			
SW1	SW0	B35-27	B26-18	B17-B9	B8-B0	A35-27	A26-A18	A17-A9	A8-A0
L	L	A	B	C	D	A	B	C	D
L	H	D	C	B	A	A	B	C	D
H	L	C	D	A	B	A	B	C	D
H	H	B	A	D	C	A	B	C	D

Figure 7. Port-B Long-Word Write Cycle Timing for FIFO2



4663 drw 08


NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register.
2. PEFB indicates parity error for the following bytes: B35-B27 and B26-B18 for Big-Endian bus, and B17-B9 and B-8-B0 for Little-Endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2

SWAP MODE		WRITE NO.	DATA WRITTEN TO FIFO2				DATA READ FROM FIFO2			
			BIG-ENDIAN		LITTLE-ENDIAN					
SW1	SW0		B35-27	B26-18	B17-B9	B8-B0	A35-27	A26-A18	A17-A9	A8-A0
L	L	1	A	B	C	D	A	B	C	D
		2	C	D	A	B				
L	H	1	D	C	B	A	A	B	C	D
		2	B	A	D	C				
H	L	1	C	D	A	B	A	B	C	D
		2	A	B	C	D				
H	H	1	B	A	D	C	A	B	C	D
		2	D	C	B	A				

Figure 8. Port-B Word Write Cycle Timing for FIFO2




NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register.
2. PEFB indicates parity error for the following bytes: B35—B27 for Big-Endian bus and B8—B0 for Little-Endian bus.

DATA SWAP TABLE FOR BYTE WRITES TO FIFO2

SWAP MODE		WRITE NO.	DATA WRITTEN TO FIFO2		DATA READ FROM FIFO2			
			BIG-ENDIAN B35-B27	LITTLE-ENDIAN B8-80	A35-A27	A26-A18	A17-A9	A8-A0
SW1	SW0							
L	L	1	A	D	A	B	C	D
		2	B	C				
		3	C	B				
		4	D	A				
L	H	1	D	A	A	B	C	D
		2	C	B				
		3	B	C				
		4	A	D				
H	L	1	C	B	A	B	C	D
		2	D	A				
		3	A	D				
		4	B	C				
H	H	1	B	C	A	B	C	D
		2	A	D				
		3	D	A				
		4	C	B				

Figure 9. Port-B Byte Write Cycle Timing for FIFO2




NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
2. Data read from FIFO1.

DATA SWAP TABLE FOR FIFO LONG-WORD READS FROM FIFO1

DATA WRITTEN TO FIFO1				SWAP MODE		DATA READ FROM FIFO1			
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0	B35-B27	B26-B18	B17-B9	B8-B0
A	B	C	D	L	L	A	B	C	D
A	B	C	D	L	H	D	C	B	A
A	B	C	D	H	L	C	D	A	B
A	B	C	D	H	H	B	A	D	C

Figure 10. Port-B Long-Word Read Cycle Timing for FIFO1



4663 drw 11


NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
2. Unused word B0-B17 or B18-B35 are indeterminate.

DATA SWAP TABLE FOR WORD READS FROM FIFO1

DATA WRITTEN TO FIFO1				SWAP MODE		READ NO.	DATA READ FROM FIFO1			
							BIG-ENDIAN		LITTLE-ENDIAN	
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B26-B18	B17-B9	B8-B0
A	B	C	D	L	L	1	A	B	C	D
A	B	C	D	L	L	2	C	D	A	B
A	B	C	D	L	H	1	D	C	B	A
A	B	C	D	L	H	2	B	A	D	C
A	B	C	D	H	L	1	C	D	A	B
A	B	C	D	H	L	2	A	B	C	D
A	B	C	D	H	H	1	B	A	D	C
A	B	C	D	H	H	2	D	C	B	A

Figure 11. Port-B Word Read Cycle Timing for FIFO1



4683 drw 12


NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
2. Unused bytes B9-B35 or B0-B26 are indeterminate.

DATA SWAP TABLE FOR BYTE READS FROM FIFO1

DATA WRITTEN TO FIFO 1				SWAP MODE		READ NO.	DATA READ FROM FIFO 1	
							BIG-ENDIAN	LITTLE-ENDIAN
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B8-B0
A	B	C	D	L	L	1	A	D
						2	B	C
						3	C	B
						4	D	A
A	B	C	D	L	H	1	D	A
						2	C	B
						3	B	C
						4	A	D
A	B	C	D	H	L	1	C	B
						2	D	A
						3	A	D
						4	B	C
A	B	C	D	H	H	1	B	C
						2	A	D
						3	D	A
						4	C	B


Figure 12. Port-B Byte Read Cycle Timing for FIFO1



4663 drw 13

NOTE:
1. Read from FIFO2.


Figure 13. Port-A Read Cycle Timing for FIFO2



4663 drw 14

NOTES:
1. t_{SKEW1} is the minimum time between a rising CLK_A edge and a rising CLK_B edge for \overline{EFB} to transition HIGH in the next CLK_B cycle. If the time between the rising CLK_A edge and rising CLK_B edge is less than t_{SKEW1} , then the transition of \overline{EFB} HIGH may occur one CLK_B cycle later than shown.
2. Port-B size of long word is selected for FIFO1 read by $SIZ1 = LOW$, $SIZ0 = LOW$. If port-B size is word or byte, \overline{EFB} is set LOW by the last word or byte read from FIFO1, respectively.

Figure 14. \overline{EFB} Flag Timing and First Data Read when FIFO1 is Empty




4663 drw 15

NOTES:

1. t_{SKEW1} is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{EFA} to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{SKEW1} , then the transition of \overline{EFA} HIGH may occur one CLKA cycle later than shown.
2. Port B size of long word is selected for FIFO2 write by $SIZ1 = LOW$, $SIZ0 = LOW$. If port B size is word or byte t_{SKEW1} is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.


Figure 15. \overline{EFA} Flag Timing and First Data Read when FIFO2 is Empty



NOTES:

1. t_{sKEW1} is the minimum time between a rising $CLKB$ edge and a rising $CLKA$ edge for \overline{FFA} to transition HIGH in the next $CLKA$ cycle. If the time between the rising $CLKB$ edge and rising $CLKA$ edge is less than t_{sKEW1} , then \overline{FFA} may transition HIGH one $CLKA$ cycle later than shown.
2. Port B size of long word is selected for FIFO1 read by $SIZ1 = LOW, SIZ0 = LOW$. If port B size is word or byte, t_{sKEW1} is referenced from the rising $CLKB$ edge that reads the last word or byte of the long word, respectively.


Figure 16. \overline{FFA} Flag Timing and First Available Write when FIFO1 is Full.



NOTES:

1. t_{SKEW1} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{FFB} to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{SKEW1} , then \overline{FFB} may transition HIGH one CLKB cycle later than shown.
2. Port B size of long word is selected for FIFO2 write by $SIZ1 = \text{LOW}$, $SIZ0 = \text{LOW}$. If port B size is word or byte, \overline{FFB} is set LOW by the last word or byte write of the long word, respectively.


Figure 17. \overline{FFB} Flag Timing and First Available Write when FIFO2 is Full



NOTES:

1. t_{SKEW2} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AEB} to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{SKEW2} , then \overline{AEB} may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write ($\overline{CSA} = \text{LOW}$, $W/RA = \text{HIGH}$, $MBA = \text{LOW}$), FIFO1 read ($\overline{CSB} = \text{LOW}$, $W/RB = \text{LOW}$, either $SIZ1 = \text{LOW}$ or $SIZ0 = \text{LOW}$).
3. Port B size of long word is selected for FIFO1 read by $SIZ1 = \text{LOW}$, $SIZ0 = \text{LOW}$. If port B size is word or byte, \overline{AEB} is set LOW by the last word or byte read of the long word, respectively.

Figure 18. Timing for \overline{AEB} when FIFO1 is Almost-Empty




4663 drw 19

NOTES:

1. $tsKEW2$ is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{AEA} to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $tsKEW2$, then \overline{AEA} may transition HIGH one CLKA cycle later than shown.
2. FIFO2 Write ($\overline{CSB} = \text{LOW}$, $W/\overline{RB} = \text{HIGH}$, either $SIZ0 = \text{LOW}$ or $SIZ1 = \text{LOW}$), FIFO2 read ($\overline{CSA} = \text{LOW}$, $W/\overline{RA} = \text{LOW}$, $MBA = \text{LOW}$).
3. Port B size of long word is selected for FIFO2 write by $SIZ1 = \text{LOW}$, $SIZ0 = \text{LOW}$. If port B size is word or byte, $tsKEW2$ is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 19. Timing for \overline{AEA} when FIFO2 is Almost-Empty




4663 drw 20

NOTES:

1. $tsKEW2$ is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AFA} to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $tsKEW2$, then \overline{AFA} may transition HIGH one CLKA cycle later than shown.
2. FIFO1 Write ($\overline{CSA} = \text{LOW}$, $W/\overline{RA} = \text{HIGH}$, $MBA = \text{LOW}$), FIFO1 read ($\overline{CSB} = \text{LOW}$, $W/\overline{RB} = \text{LOW}$, either $SIZ0 = \text{LOW}$ or $SIZ1 = \text{LOW}$).
3. Port B size of long word is selected for FIFO1 read by $SIZ1 = \text{LOW}$, $SIZ0 = \text{LOW}$. If port B size is word or byte, $tsKEW2$ is referenced from the last word or byte read of the long word, respectively.

Figure 20. Timing for \overline{AFA} when FIFO1 is Almost-Full




4663 drw 21

NOTES:

1. $tsKEW2$ is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{AFB} to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $tsKEW2$, then \overline{AFB} may transition HIGH one CLKB cycle later than shown.
2. FIFO2 Write ($\overline{CSB} = \text{LOW}$, $W/\overline{RB} = \text{HIGH}$, either $SIZ0 = \text{LOW}$ or $SIZ1 = \text{LOW}$), FIFO2 read ($\overline{CSA} = \text{LOW}$, $W/\overline{RA} = \text{LOW}$, $MBA = \text{LOW}$).
3. Port B size of long word is selected for FIFO2 write by $SIZ1 = \text{LOW}$, $SIZ0 = \text{LOW}$. If port B size is word or byte, \overline{AFB} is set LOW by the last word or byte read of the long word, respectively.


Figure 21. Timing for \overline{AFB} when FIFO2 is Almost-Full



4663 drw 22

NOTE:
1. Port B Parity Generation off (PGB = LOW).

Figure 22. Timing for Mail1 Register and $\overline{MBF1}$ Flag



NOTE:
1. Port-A Parity Generation off (PGA = LOW).

Figure 23. Timing for Mail2 Register and $\overline{MBF2}$ Flag




Figure 24. $\overline{ODD/EVEN}$, $\overline{W/RA}$, \overline{MBA} , and \overline{PGA} to \overline{PEFA} Timing





Figure 25. ODD/EVEN, W/RB, SIZ1, SIZ0, and PGB to PEFB Timing


4663 drw 25



NOTE:
1. ENA is HIGH.

Figure 26. Parity Generation Timing when Reading from the Mail2 Register

4663 drw 26








NOTE:
1. ENB is HIGH.

Figure 27. Parity Generation Timing when Reading from the Mail1 Register

4663 drw 27

PARAMETER MEASUREMENT INFORMATION




4663 drw 28

NOTE:
1. Includes probe and jig capacitance.

Figure 28. Load Circuit and Voltage Waveforms

ORDERING INFORMATION



4663 drw29

NOTES:

1. Industrial temperature range is available by special order.
2. Green parts are available. For specific speeds and packages contact your sales office.

DATASHEET DOCUMENT HISTORY

07/10/2000	pg. 1.
05/27/2003	pg. 6.
06/14/2005	pgs. 1, 2, 3 and 33.
02/12/2009	pg. 33.



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, Ca 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for TECH SUPPORT:
408-360-1753
FIFOhelp@idt.com