3.3 VOLT CMOS SyncBiFIFOTM 64 x 36 x 2

FEATURES:

- **Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions**
- **Supports clock frequencies up to 83 MHz**
- **Fast access times of 8ns**
- **Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)**
- **Mailbox bypass Register for each FIFO**
- **Programmable Almost-Full and Almost-Empty Flags**
- **Microprocessor interface control logic**
- **EFA , FFA , AEA , and AFA flags synchronized by CLKA**
- **EFB , FFB , AEB , and AFB flags synchronized by CLKB**

FUNCTIONAL BLOCK DIAGRAM

- **Passive parity checking on each port**
- **Parity generation can be selected for each port**
- **Available in 132-pin plastic quad flat package (PQF), or space saving 120-pin thin quad flat package (TQFP)**
- **Pin and functionally compatible version of the 5V operating IDT723612**
- **Industrial temperature range (–40**°**C +85**°**C) is available**
- **Green parts available, see ordering information**

DESCRIPTION:

The IDT72V3612 is a pin and functionally compatible version of the IDT723612, designed to run off a 3.3V supply for exceptionally low-power consumption. This device is a monolithic high-speed, low-power CMOS bi-

1

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

1FEBRUARY 2009

IDT72V3612 3.3V, CMOS SyncBiFIFOTM 64 x 36 x 2 COMMERCIAL TEMPERATURE RANGE

directional clocked FIFO memory. It supports clock frequencies up to 83 MHz and has read access times as fast as 8ns. The FIFO operates in IDT Standard mode. Two independent 64 x 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (Almost-Full and Almost-Empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

This device is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW- to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bi-directional interface between microprocessors and/or buses with synchronous control.

The Full Flag (FFA, FFB) and Almost-Full (AFA, AFB) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The Empty Flag (EFA, EFB) and Almost-Empty (AEA, AEB) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT72V3612 is characterized for operation from 0°C to 70°C. Industrial temperature range (–40°C to +85°C) is available by special order. This device is fabricated using IDT's high speed, submicron CMOS technology.

NOTES:

1. Electrical pin 1 in center of beveled edge.

2. NC - No internal connection.

3. Uses Yamaichi socket IC51-1324-828.

PQFP(3) (PQ132-1, order code: PQF) TOP VIEW

4659 drw 02

PIN CONFIGURATIONS (CONTINUED)

2. NC - No internal connection.

NOTES:

TQFP (PN120-1, order code: PF) TOP VIEW

PIN DESCRIPTION

┯

PIN DESCRIPTION (CONTINUED)

┱

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)(2)

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

NOTE:

1. For 12ns (83MHz operation), Vcc=3.3V +/-0.15V, JEDEC JESD8-A compliant

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)

NOTES:

1. All typical values are at Vcc = $3.3V$, TA = 25° C.

2. For additional ICC information, see Figure 1, *Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS)*.

IDT72V3612 3.3V, CMOS SyncBiFIFOTM 64 x 36 x 2 COMMERCIAL TEMPERATURE RANGE

DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION

The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing the FIFO on the IDT72V3612 with CLKA and CLKB set to fS. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

CALCULATING POWER DISSIPATION

With Icc(f) taken from Figure 1, the maximum power dissipation (PT) of the IDT72V3612 may be calculated by:

where:

When no reads or writes are occurring on this device, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated

by:

Figure 1. Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS)

7

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

Commercial: Vcc=3.3V± 0.30V; for 12ns (83MHz) operation, Vcc=3.3V ±0.15V; TA = 0° C to +70 $^{\circ}$ C; JEDEC JESD8-A compliant

NOTES:

1. Only applies for a clock edge that does a FIFO read.

2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.

3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

4. Design simulated, not tested.

8

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF

Commercial: Vcc=3.3V± 0.30V; for 12ns (83MHz) operation, Vcc=3.3V ±0.15V; TA = 0°C to +70°C; JEDEC JESD8-A compliant

NOTES:

1. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.

2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.

3. Only applies when reading data from a mail register.

RESET

The IDT72V3612 is reset by taking the Reset (RST) input LOW for at least four port A Clock (CLKA) and four port B Clock (CLKB) LOW-to-HIGH transitions. The Reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the Full Flags (FFA, FFB) LOW, the Empty Flags (EFA, EFB) LOW, the Almost-Empty flags (AEA, AEB) LOW and the Almost-Full flags (AFA, AFB) HIGH. A reset also forces the Mailbox Flags (MBF1, MBF2) HIGH. After a reset, FFA is set HIGH after two LOW-to-HIGH transitions of CLKA and FFB is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the RST input loads the Almost-Full and Almost-Empty registers (X) with the values selected by the Flag Select (FS0, FS1) inputs. The values that can be loaded into the registers are shown in

TABLE 1 – FLAG PROGRAMMING

Table 1. For the relevant Reset and preset value loading timing diagram, see Figure 2.

FIFO WRITE/READ OPERATION

The state of port A data A0-A35 outputs is controlled by the port A Chip Select (CSA) and the port A Write/Read select (W/RA). The A0-A35 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or W/RA is HIGH. The A0-A35 outputs are active when both \overline{CSA} and W/ \overline{RA} are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and EFA is HIGH (see Table 2). Relevant Write and Read timing diagrams for Port A can be found in Figure 3 and Figure 6.

The port B control signals are identical to those of port A. The state of the port B data (B0-B35) outputs is controlled by the port B Chip Select (CSB) and the port B Write/Read select (W/RB). The B0-B35 outputs are in the high-impedance state when either $\overline{\text{CSB}}$ or W/ $\overline{\text{RB}}$ is HIGH. The B0-B35 outputs are active when both CSB and W/RB are LOW.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is HIGH, ENB is HIGH, MBB is LOW, and FFB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when $\overline{\text{CSB}}$ is LOW, W/RB is LOW, ENB is HIGH, MBB is LOW, and EFB is HIGH (see Table 3). Relevant Write and Read timing diagrams for Port B can be found in Figure 4 and Figure 5.

The setup and hold time constraints to the port clocks for the port Chip Selects (CSA, CSB) and Write/Read selects (W/RA, W/RB) are only for enabling write

TABLE 2 – PORT-A ENABLE FUNCTION TABLE

TABLE 3 – PORT-B ENABLE FUNCTION TABLE

and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. EFA, AEA, FFA, and AFA are synchronized by CLKA. EFB, AEB, FFB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

EMPTY FLAGS (EFA, EFB)

The Empty Flag of a FIFO is synchronized to the port clock that reads data from its array. When the Empty Flag is HIGH, new data can be read to the FIFO output register. When the Empty Flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an Empty Flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the Empty Flag synchronizing clock. Therefore, an Empty Flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The Empty Flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an Empty Flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 7 and Figure 8).

FULL FLAG (FFA, FFB)

The Full Flag of a FIFO is synchronized to the port clock that writes data to its array. When the Full Flag is HIGH, a memory location is free in the FIFO to receive new data. No memory locations are free when the Full Flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a Full Flag monitors a write-pointer and read pointer comparator that indicates when the FIFO memory status is full, full-1, or full-2.

to CLKA	
AFA	FFA
Н	Н
Н	Н
Н	Н
	Н

NOTE:

1. X is the value in the Almost-Empty flag and Almost-Full flag offset register.

Downloaded from **Elcodis.com** electronic components distributor

From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the Full Flag synchronizing clock. Therefore, a Full Flag is LOW if less than two cycles of the Full Flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Full Flag synchronization clock after the read sets the Full Flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a Full Flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 9 and Figure 10).

ALMOST EMPTY FLAGS (AEA, AEB)

The Almost-Empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an Almost-Empty flag monitors a write-pointer comparator that indicates when the FIFO memory status is almost-empty, almost-empty+1, or almost-empty+2. The almost-empty state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see Reset section). An Almost-Empty flag is LOW when the FIFO contains X or less words in memory and is HIGH when the FIFO contains (X+1) or more words.

Two LOW-to-HIGH transitions of the Almost-Empty flag synchronizing clocks are required after a FIFO write for the Almost-Empty flag to reflect the new level of fill. Therefore, the Almost-Empty flag of a FIFO containing (X+1) or more words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An Almost-Empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an Almost-Empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 11 and 12).

ALMOST FULL FLAGS (AFA, AFB)

The Almost-Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost-Full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is almost-full, almost-full-1, or almost-full-2. The almost-full state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see Reset section). An Almost-Full flag is LOW when the FIFO contains (64-

TABLE 5 – FIFO2 FLAG OPERATION

11

X) or more words in memory and is HIGH when the FIFO contains $[64-(X+1)]$ or less words.

Two LOW-to-HIGH transitions of the Almost-Full flag synchronizing clock are required after a FIFO read for the Almost-Full flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing [64-(X+1)] or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. An Almost-Full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [64-(X+1)]. A second LOW-to-HIGH transition of an Almost-Full flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to $[64-(X+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 13 and 14).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The Mailbox select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by CSA, W/RA, and ENA and MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by CSB, W/RB, and ENB and MBB is HIGH. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port Mailbox select input (MBA, MBB) is LOW and from the mail register when the port mailbox select input is HIGH. The Mail1 register Flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port B read is selected by \overline{CSB} , W/RB, and ENB and MBB is HIGH. The Mail2 register Flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when port A read is selected by CSA, W/RA, and ENA and MBA is HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register. Mail register and Mail Register Flag timing can be found in Figure 15 and Figure 16.

PARITY CHECKING

The port A inputs (A0-A35) and port B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port Parity Error Flag (PEFA, PEFB). Odd or even parity checking can be selected, and the Parity Error Fags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the Odd/Even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a LOW level on the corresponding port Parity Error Flag (PEFA, PEFB) output. Port A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35 with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, a port Parity Error Flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port A reads (PGA = HIGH). When a port A read from the mail2 register with parity generation is selected with W/RA LOW, CSA LOW, ENA HIGH, MBA HIGH, and PGA HIGH, the port A Parity Error Flag (PEFA) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads (PGB = HIGH). When a port B read from the mail1 register with parity generation is selected with W/RB LOW, CSB LOW, ENB HIGH, MBB HIGH, and PGB HIGH, the port B Parity Error Flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs (see Figure 17 and Figure 18).

PARITY GENERATION

A HIGH level on the port A Parity Generate select (PGA) or port B Parity Generate select (PGB) enables the IDT72V3612 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18-26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9- B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the Parity Generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A Parity Generate select (PGA) and Odd/Even parity select (ODD/ EVEN) have setup and hold time constraints to the port A Clock (CLKA) and the port B Parity Generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port B Clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port Write/Read select (W/RA, W/RB) input is LOW, the port Mail select (MBA, MBB) input is HIGH, Chip Select (CSA, CSB) is LOW, Enable (ENA, ENB) is HIGH, and port Parity Generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register (see Figure 19 and Figure 20).

Figure 2. Device Reset and Loading the X Register with the Value of Eight

IDT72V3612 3.3V, CMOS SyncBiFIFOTM 64 x 36 x 2 COMMERCIAL TEMPERATURE RANGE

1. Written to FIFO1.

NOTE:

1. Written to FIFO2.

Figure 4. Port B Write Cycle Timing for FIFO2

NOTE:

1. Read from FIFO1.

1. Read from FIFO2.

Figure 6. Port A Read Cycle Timing for FIFO2

NOTE:

1. tskewn is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw1, then the transition of EFB HIGH may occur one CLKB cycle later than shown.

IDT72V3612 3.3V, CMOS SyncBiFIFOTM

NOTE:

1. tskEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw1, then the transition of EFA HIGH may occur one CLKA cycle later than shown.

Figure 8. **EFA** *Flag Timing and First Data Read when FIFO2 is Empty*

NOTE:

1. tskewn is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskɛwı, then FFA may transition HIGH one CLKA cycle later than shown.

Figure 9. **FFA** *Flag Timing and First Available Write when FIFO1 is Full.*

NOTE:

1. tskewn is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw1, then FFB may transition HIGH one CLKB cycle later than shown.

NOTES:

1. tskEw2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw2, then $\overline{\text{AEB}}$ may transition HIGH one CLKB cycle later than shown.

2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = LOW, MBB = LOW).

Figure 11. Timing for **AEB** *when FIFO1 is Almost Empty*

NOTES:

1. tskEw2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw2, then $\overline{\text{AEA}}$ may transition HIGH one CLKA cycle later than shown.

2. FIFO2 Write (\overline{CSB} = LOW, W/ \overline{RB} = HIGH, MBB = LOW), FIFO2 read (\overline{CSA} = LOW, W/ \overline{RA} = LOW, MBA = LOW).

Figure 12. Timing for **AEA** *when FIFO2 is Almost Empty*

NOTES:

1. tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then $\overline{\text{AFA}}$ may transition HIGH one CLKA cycle later than shown.

2. FIFO1 Write \overline{CSA} = LOW, W/ \overline{RA} = HIGH, MBA = LOW), FIFO1 read \overline{CSB} = LOW, W/ \overline{RB} = LOW, MBB = LOW).

Figure 13. Timing for **AFA** *when FIFO1 is Almost Full*

NOTES:

1. tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then $\overline{\text{AFB}}$ may transition HIGH one CLKB cycle later than shown.

2. FIFO2 Write (CSB = LOW, W/RB = HIGH, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW).

Figure 14. Timing for **AFB** *when FIFO2 is Almost Full*

IDT72V3612 3.3V, CMOS SyncBiFIFO™
64 x 36 x 2

64 x 36 x 2 COMMERCIAL TEMPERATURE RANGE

1. Port B parity generation off (PGB = LOW).

IDT72V3612 3.3V, CMOS SyncBiFIFOTM 64 x 36 x 2 COMMERCIAL TEMPERATURE RANGE

NOTE:

1. Port A parity generation off (PGA = LOW).

1. ENA is HIGH, and CSA is LOW.

NOTE:

1. ENB is HIGH, and CSB is LOW.

NOTE: 1. ENA is HIGH.

1. ENB is HIGH.

PARAMETER MEASUREMENT INFORMATION

NOTES:

1. Industrial temperature range is available by special order.

2. Green parts are available. For specific speeds and packages contact your sales office.

DATASHEET DOCUMENT HISTORY

07/10/2000 pg. 1. 05/27/2003 pg. 6. 06/08/2005 pgs. 1, 2, 3 and 25. 02/12/2009 pg. 25.

6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 408-360-1753 San Jose, Ca 95138 **fax: 408-284-2775** FIFOhelp@idt.com

CORPORATE HEADQUARTERS for SALES: for TECH SUPPORT: www.idt.com