

# 16K/32 K × 9 Deep Sync FIFOs

#### **Features**

- High speed, low power, first-in first-out (FIFO) memories
- 16 K × 9 (CY7C4261)
- 32 K × 9 (CY7C4271)
- 0.5 micron CMOS for optimum speed and power
- High speed 100 MHz operation (10 ns read/write cycle times)
- Low power I<sub>CC</sub> = 35 mA
- Fully asynchronous and simultaneous read and write operation
- Empty, full, half full, and programmable almost empty and almost full status flags
- TTL compatible
- Output enable (OE) pins
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Supports free running 50% duty cycle clock inputs
- Width expansion capability
- 32-pin PLCC and 32-pin TQFP
- Pin compatible density upgrade to CY7C42X1 family
- Pin compatible density upgrade to IDT72201/11/21/31/41/51
- Pb-free packages available

### **Functional Description**

The CY7C4261/71 are high speed, low power FIFO memories with clocked read and write interfaces. All are nine bits wide. The CY7C4261/71 are pin compatible to the CY7C42X1 synchronous FIFO family. The CY7C4261/71 can be cascaded to increase FIFO width. Programmable features include almost full/almost empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD).

When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free running read clock (RCLK) and two read enable pins (REN1, REN2). In addition, the CY7C4261/71 has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.

#### Selection Guide

Parame	ter	7C4261/71-10	7C4261/71-15	Unit
Maximum frequency		100	66.7	MHz
Maximum access time		8	10	ns
Minimum cycle time		10	15	ns
Minimum data or enable set-up		3	4	ns
Minimum data or enable hold		0.5	1	ns
Maximum flag delay		8	10	ns
Active power supply current (I <sub>CC1</sub> )	Commercial	35	35	mA
	Industrial/Military	40	40	

Parameter	CY7C4261	CY7C4271
Density	16 K × 9	32 K × 9
Package	32-pin PLCC	32-pin TQFP

Cypress Semiconductor Corporation
Document Number: 38-06015 Rev. \*G


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised November 2, 2010



## **Logic Block Diagram**





### **Contents**

Pinouts	4
Functional Description	
Architecture	
Resetting the FIFO	
FIFO Operation	
Programming	
Programmable Flag (PAE, PAF) Operation	
Width Expansion Configuration	
Flag Operation	
Full Flag	
Empty Flag	
Maximum Ratings	
Operating Range	
Flectrical Characteristics	

Capacitance	Ö
Switching Characteristics	9
Switching Waveforms	
Ordering Information	16
16 K × 9 Deep Sync FIFO	16
32 K × 9 Deep Sync FIFO	16
Ordering Code Definitions	16
Package Diagrams	18
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC Solutions	21



### **Pinouts**

Figure 1. Pin Diagram - 32-pin PLCC (Top View)




Figure 2. Pin Diagram - 32-pin TQFP (Top View)




Table 1. Pin Definitions - 32-pin Device

Signal Name	Description	Ю	Description
D <sub>0-8</sub>	Data inputs	I	Data inputs for 9-bit bus.
$Q_{0-8}$	Data outputs	0	Data outputs for 9-bit bus.
WEN1	Write enable 1	-	The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.
WEN2/LD	Write enable 2		If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this pin operates
Dual Mode Pin	Load	Ι	as a control to write or read the programmable flag offsets. WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data is not written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
REN1, REN2	Read enable inputs	-	Enables the device for read operation. Both $\overline{\text{REN1}}$ and $\overline{\text{REN2}}$ must be asserted to allow a read operation.
WCLK	Write clock	I	The rising edge clocks data into the FIFO when $\overline{WEN1}$ is LOW and WEN2/ $\overline{LD}$ is HIGH and the FIFO is not full. When $\overline{LD}$ is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read clock	I	The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the FIFO is not empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag-offset register.
EF	Empty flag	0	When $\overline{EF}$ is LOW, the FIFO is empty. $\overline{EF}$ is synchronized to RCLK.
FF	Full flag	0	When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE	Programmable almost empty	0	When PAE is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. PAE is synchronized to RCLK.
PAF	Programmable almost full	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is synchronized to WCLK.
RS	Reset	ı	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
ŌĒ	Output enable	I	When $\overline{OE}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{OE}$ is HIGH, the FIFO's outputs are in high Z (high impedance) state.

Document Number: 38-06015 Rev. \*G Page 4 of 21



### **Functional Description**

The CY7C4261/71 provides four status pins: empty, full, programmable almost empty, and programmable almost full. The almost empty/almost full flags are programmable to single word granularity. The programmable flags default to empty + 7 and full -7.

The flags are synchronous, that is, they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering or exiting the empty and almost empty states, the flags are updated exclusively by the RCLK. The flags denoting almost full, and full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle.

All configurations are fabricated using an advanced 0.5  $\mu$  CMOS technology. Input ESD protection is greater than 2001 V, and latch-up is prevented by the use of guard rings.

#### Architecture

The CY7C4261/71 consists of an array of 16 K to 32 K words of nine bits each (implemented by a dual port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN1, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF).

### Resetting the FIFO

Upon power up, the FIFO must be reset with a reset  $(\overline{RS})$  cycle. This causes the FIFO to enter the empty condition signified by  $\overline{EF}$  being LOW. All data outputs  $(Q_{0-8})$  go LOW  $t_{RSF}$  after the rising edge of  $\overline{RS}$ . For the  $\overline{F}$ IFO to reset to its default state, a falling edge must occur on  $\overline{RS}$  and the user must not read or write while  $\overline{RS}$  is LOW. All flags are guaranteed to be valid  $t_{RSF}$  after  $\overline{RS}$  is taken LOW.

### FIFO Operation

When the WEN1 signal is active LOW, WEN2 is active HIGH, and FF is active HIGH, data present on the  $\mathsf{D}_{0-8}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN1 and REN2 signals are active LOW and EF is active HIGH, data in the FIFO memory is presented on the  $\mathsf{Q}_{0-8}$  outputs. New data is presented on each rising edge of RCLK while REN1 and REN2 are active. REN1 and REN2 must set up  $\mathsf{t}_{ENS}$  before RCLK for it to be a valid read function. WEN1 and WEN2 must occur  $\mathsf{t}_{ENS}$  before WCLK for it to be a valid write function.

An output enable  $(\overline{OE})$  pin is provided to three-state the  $Q_{0-8}$  outputs when  $\overline{OE}$  is asserted. When  $\overline{OE}$  is enabled (LOW), data in the output register is available to the  $Q_{0-8}$  outputs after  $t_{OE}$ . If devices are cascaded, the  $\overline{OE}$  function only outputs data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $\mathbf{Q}_{0-8}$  outputs even after additional reads occur.

Write enable 1 (WEN1). If the FIFO is configured for programmable flags, write enable 1 (WEN1) is the only write enable control pin. In this configuration, when write enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation.

Write enable 2/load (WEN2/LD). This is a dual purpose pin. The FIFO is configured at reset to have programmable flags or to have two write enables, which allows for depth expansion. If write enable 2/load (WEN2/LD) is set active HIGH at reset (RS = LOW), this pin operates as a second write enable pin.


If the FIFO is configured to have two write enables, when write enable (WEN1) is LOW and write enable 2/load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

### **Programming**

When WEN2/LD is held LOW during reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the CY7C4261/71 for writing or reading data to these registers.

When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. Figure 3 shows the register sizes and default values for the various device types.

Figure 3. Offset Register Location and Default Values



Document Number: 38-06015 Rev. \*G Page 5 of 21



It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written, and then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the <u>off</u>set registers can <u>be read</u> to <u>the data</u> outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads must not be performed simultaneously on the offset registers.

### Programmable Flag (PAE, PAF) Operation

Whether the flag offset registers are programmed as described in Table 2 or the default values are used, the programmable almost-empty flag (PAE) (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

Table 2. Writing the Offset Registers

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)  →
0	1		No operation
1	0		Write Into FIFO
1	1		No operation

The number formed by the empty offset least significant bit register and empty offset most significant bit register is referred to as *n* and determines the operation of PAE. PAE is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop <u>and</u> is LOW when the FIFO contains n or fewer unread words. PAE is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant <u>bit register</u> is referred to as *m* and determines the operation of PAF. PAF is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4261 (16K-m) and CY7C4271 (32K-m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.

Table 3. Status Flags

Number of Words in FIFO			DAE	PAE	==
CY7C4261	CY7C4271	FF PAF		FAL	
0	0	Н	Н	L	L
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	L	Н
(n + 1) to (16384 – (m + 1))	(n + 1) to (32768 – (m + 1))	Н	Н	Н	Н
(16384 – m) <sup>[3]</sup> to 16383	(32768 – m) <sup>[3]</sup> to 32767	Н	L	Н	Н
16384	32768	L	L	Н	Н

### Width Expansion Configuration

Word width may be increased by simply connecting the corresponding input controls signals of multiple devices. A composite flag must be created for each of the end-point status flags (EF and FF). The partial status flags (PAE and PAF) can be detected from any one device. Figure 4 on page 7 demonstrates a 18-bit word width by using two CY7C4261/71s. Any word width can be attained by adding additional CY7C4261/71s.

When the CY7C4261/71 is in a width expansion configuration, the read enable (REN2) control input can be grounded (see Figure 4 on page 7). In this configuration, the write enable 2/load (WEN2/LD) pin is set to LOW at reset so that the pin operates as a control to load and read the programmable flag offsets.

### Flag Operation

The CY7C4261/71 devices provide four flag pins to indicate the condition of the FIFO contents. Empty, Full,  $\overline{PAE}$ , and  $\overline{PAF}$  are synchronous.

#### Full Flag

The full flag (FF) goes LOW when the device is full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN1 and WEN2/LD. FF is synchronized to WCLK, that is, it is exclusively updated by each rising edge of WCLK.

#### **Empty Flag**

The empty flag ( $\overline{\text{EF}}$ ) goes LOW when the device is empty. Read operations are inhibited whenever  $\overline{\text{EF}}$  is LOW, regardless of the state of REN1 and REN2.  $\overline{\text{EF}}$  is synchronized to RCLK, that is, it is exclusively updated by each rising edge of RCLK.


#### Notes

- 1. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.
- 2. n = Empty offset (n = 7 default value).
- 3. m = Full offset (m = 7 default value).

Document Number: 38-06015 Rev. \*G Page 6 of 21



Figure 4. Block Diagram of 16 K × 18/32 K × 18 Deep Sync FIFO Memory used in a Width Expansion Configuration





### **Maximum Ratings**

Exceeding maximum ratings<sup>[4]</sup> may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied......55 °C to +125 °C Supply voltage to ground potential ...... -0.5 V to +7.0 V DC voltage applied to outputs in high Z State ...... -0.5 V to V<sub>CC</sub> + 0.5 V DC input voltage ...... -0.5 V to  $V_{CC}$  + 0.5 V Output current into outputs (LOW) ......20 mA

Static discharge voltage	. > 2001 V
(per MIL-STD-883, method 3015)	
Latch-up current	> 200 mA
^ · · · · · · · · · · · · · · · · · · ·	

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>	
Commercial	0 °C to +70 °C	5 V $\pm$ 10%	
Industrial <sup>[5]</sup>	–40 °C to +85 °C	5 V ± 10%	
Military	–55 °C to +125 °C	$5~\text{V} \pm 10\%$	

### **Electrical Characteristics**

Over the Operating Range [6]

Parameter	Description	Test Conditions		7C426	7C4261/71-10		7C4261/71-15	
Parameter	Description			Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Mir I <sub>OH</sub> = -2.0	$V_{CC}$ = Min, $I_{OH}$ = -2.0 mA		_	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Mir I <sub>OL</sub> = 8.0 r	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		0.4	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage (Commercial/Industrial)			2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IH</sub>	Input HIGH voltage (Military)			2.2	V <sub>CC</sub>	2.2	$V_{CC}$	V
V <sub>IL</sub>	Input LOW voltage			-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	V <sub>CC</sub> = Max		-10	+10	-10	+10	μΑ
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, high Z current	$\overline{OE} \ge V_{IH}, V_{SS} < V_{O} < V_{CC}$		-10	+10	-10	+10	μΑ
I <sub>CC1</sub> <sup>[7]</sup>	Active power supply current		Commercial	_	35	_	35	mA
			Industrial/Military	_	40	-	40	mA
I <sub>SB</sub> <sup>[8]</sup>	Average standby current		Commercial	_	10	-	10	mA
			Industrial/Military	_	15	_	15	mA

### Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	pF
C <sub>OUT</sub>	Output capacitance	V <sub>CC</sub> = 5.0 V	7	pF

- 4. The voltage on any input or IO pin cannot exceed the power pin during power-up.
- 5. TA is the "instant on" case temperature.
- All inputs = V<sub>CC</sub> 0.2 V, except WCLK and RCLK (which are switching at frequency = 20 MHz). All outputs are unloaded.
- 9. Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-06015 Rev. \*G Page 8 of 21



Figure 5. AC Test Loads and Waveforms [10, 11]



### **Switching Characteristics**

Over the Operating Range

Parameter	Description	7C4261/71-10		7C4261/71-15		Unit
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>S</sub>	Clock cycle frequency	_	100	_	66.7	MHz
t <sub>A</sub>	Data access time	2	8	2	10	ns
t <sub>CLK</sub>	Clock cycle time	10	-	15	_	ns
t <sub>CLKH</sub>	Clock HIGH time	4.5	-	6	_	ns
t <sub>CLKL</sub>	Clock LOW time	4.5	-	6	_	ns
t <sub>DS</sub>	Data set-up time	3	-	4	_	ns
t <sub>DH</sub>	Data hold time	0.5	_	1	_	ns
t <sub>ENS</sub>	Enable set-up time	3	-	4	_	ns
t <sub>ENH</sub>	Enable hold time	0.5	-	1	_	ns
t <sub>RS</sub>	Reset pulse width <sup>[12]</sup>	10	-	15	_	ns
t <sub>RSS</sub>	Reset set-up time	8	_	10	_	ns
t <sub>RSR</sub>	Reset recovery time	8	-	10	_	ns
t <sub>RSF</sub>	Reset to flag and output time	_	10	_	15	ns
t <sub>OLZ</sub>	Output enable to output in low Z <sup>[13]</sup>	0	_	0	_	ns
t <sub>OE</sub>	Output enable to output valid	3	7	3	8	ns
t <sub>OHZ</sub>	Output enable to output in high Z <sup>[13]</sup>	3	7	3	8	ns
t <sub>WFF</sub>	Write clock to full flag	-	8	-	10	ns
t <sub>REF</sub>	Read clock to empty flag	-	8	-	10	ns
t <sub>PAF</sub>	Clock to programmable almost full flag	-	8	-	10	ns
t <sub>PAE</sub>	Clock to programmable almost full flag	-	8	-	10	ns
t <sub>SKEW1</sub>	Skew time between read clock and write clock for empty flag and full flag	5	-	6	-	ns
t <sub>SKEW2</sub>	Skew time between read clock and write clock for almost empty flag and almost full flag	10	-	15	_	ns

#### Notes

- 10.5CL = 30 pF for all AC parameters except for t<sub>OHZ</sub>.
- 11. 5CL = 5 pF for t<sub>OHZ</sub>.

  12. Pulse widths less than minimum values are not allowed.
- 13. Values guaranteed by design, not currently tested.



### **Switching Waveforms**

Figure 6. Write Cycle Timing





Figure 7. Read Cycle Timing



#### Notes

- 14. t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF goes HIGH during the current clock cycle. If the time between
- the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.

  15. t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that FF goes HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW2</sub>, then FF may not change state until the next RCLK rising edge.



### Switching Waveforms (continued)

Figure 8. Reset Timing [16]





Figure 9. First Data Word Latency after Reset with Read and Write



#### Notes


- 16. The clocks (RCLK, WCLK) can be free running during reset.

  17. After reset, the <u>outputs</u> are LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .
- 18. Holding WEN2/LD HIGH during reset makes the pin act as a second enable pin. Holding WEN2/LD LOW during reset makes the pin act as a load enable for the programmable flag offset registers.
- 19. When t<sub>SKEW1</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW2</sub>. When t<sub>SKEW2</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2 × t<sub>CLK</sub> + t<sub>SKEW1</sub> or t<sub>CLK</sub> +  $t_{SKEW1}$ . The Latency Timing applies only at the Empty Boundary ( $\overline{EF}$  = LOW).
- 20. The first word is available the cycle after  $\overline{\mathsf{EF}}$  goes HIGH, always.

[+] Feedback



Switching Waveforms (continued) Figure 10. Empty Flag Timing WCLK  $t_{DS}$ DATA WRITE 2 DATA WRITE  $D_0 - D_8$ t<sub>ENH</sub> t<sub>ENH</sub> WEN1 t<sub>ENS</sub> t<sub>ENS</sub> t<sub>ENH</sub>  $t_{ENH}$ WEN2 (if applicable) t<sub>FRL</sub><sup>[21]</sup> t<sub>FRL</sub> [21] **RCLK** t<sub>SKEW1</sub>  $t_{REF}$ t<sub>REF</sub> tskew.  $t_{REF}$ EF REN1, REN2 LOW OE Figure 11. Full Flag Timing NO WRITE NO WRITE



#### Notes

- 21. When t<sub>SKEW1</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW2</sub>. When t<sub>SKEW2</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2 × t<sub>CLK</sub> + t<sub>SKEW1</sub> or t<sub>CLK</sub> + t<sub>SKEW1</sub>. The Latency Timing applies only at the Empty Boundary (EF = LOW).

  22. t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF goes HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.



### Switching Waveforms (continued)

Figure 12. Programmable Almost Empty Flag Timing





Figure 13. Programmable Almost Full Flag Timing



#### Notes

- 23. t<sub>SKEW2</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW2</sub>, then PAE may not change state until the next RCLK.
- 24. PAE offset = n
- 25. If a read is preformed on this rising edge of the read clock, there are Empty + (n-1) words in the FIFO when PAE goes LOW
- 26. If a write is performed on this rising edge of the write clock, there are Full (m-1) words of the FIFO when PAF goes LOW.
- 27. PAF offset = m.
- $28.\,16,\!384-m\ words\ for\ CY7C4261,\ 32,\!768-m\ words\ for\ CY7C4271.$
- 29. t<sub>SKEW2</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW2</sub>, then PAF may not change state until the next WCLK.



## Switching Waveforms (continued)

Figure 14. Write Programmable Registers




Figure 15. Read Programmable Registers










Figure 16. Typical AC and DC Characteristics







**NORMALIZED SUPPLY CURRENT** 





## **Ordering Information**

### 16 K × 9 Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C4261-10JXI	51-85002	32-pin Plastic Leaded Chip Carrier (Pb-free)	Industrial

### 32 K × 9 Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C4271-15AXC	51-85063	32-pin Thin Quad Flat Pack (7 x 7 x 1.0 mm) (Pb-free)	Commericial

### **Ordering Code Definitions**




Table 4. DC Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
$V_{OL}$	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
Icc	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
los	1, 2, 3

Document Number: 38-06015 Rev. \*G Page 16 of 21



**Table 5. Switching Characteristics** 

Parameters	Subgroups
t <sub>RC</sub>	9, 10, 11
t <sub>A</sub>	9, 10, 11
t <sub>RR</sub>	9, 10, 11
t <sub>PR</sub>	9, 10, 11
t <sub>DVR</sub>	9, 10, 11
t <sub>WC</sub>	9, 10, 11
$t_{PW}$	9, 10, 11
$t_{WR}$	9, 10, 11
t <sub>SD</sub>	9, 10, 11
t <sub>HD</sub>	9, 10, 11
t <sub>MRSC</sub>	9, 10, 11
t <sub>PMR</sub>	9, 10, 11
$t_{\sf RMR}$	9, 10, 11
$t_{RPW}$	9, 10, 11
$t_{WPW}$	9, 10, 11
t <sub>RTC</sub>	9, 10, 11
t <sub>PRT</sub>	9, 10, 11
t <sub>RTR</sub>	9, 10, 11
t <sub>EFL</sub>	9, 10, 11
t <sub>HFH</sub>	9, 10, 11
t <sub>FFH</sub>	9, 10, 11
t <sub>REF</sub>	9, 10, 11
t <sub>RFF</sub>	9, 10, 11
t <sub>WEF</sub>	9, 10, 11
t <sub>WFF</sub>	9, 10, 11
$t_{WHF}$	9, 10, 11
t <sub>RHF</sub>	9, 10, 11
t <sub>RAE</sub>	9, 10, 11
t <sub>RPE</sub>	9, 10, 11
t <sub>WAF</sub>	9, 10, 11
t <sub>WPF</sub>	9, 10, 11
t <sub>XOL</sub>	9, 10, 11
t <sub>XOH</sub>	9, 10, 11


Document Number: 38-06015 Rev. \*G

Page 17 of 21



## **Package Diagrams**

Figure 17. 32-pin Thin Plastic Quad Flatpack (7 × 7 × 1.0 mm)



МАХ.



PIN #1 ID-DIMENSIONS IN INCHES MIN. 30 4 5 <u>0.013</u> 0.021 0.585 0.595 ] ] ] ] 21 0.547 0.553 0.050 REF. 0.490 0.530 13 🛮 0.026 0.032 <u>0.447</u> 0.453 <u>0.485</u> 0.495 0.065 0.095 SEATING PLANE 0.120 0.140 0.015 0.004 51-85002 \*C MIN.

Figure 18. 32-pin Plastic Leaded Chip Carrier

[+] Feedback



# **Document History Page**

REV.	ECN	Orig. of Change	Submission Date	Description of Change
**	106476	SZV	09/10/01	Changed from Spec number: 38-00658 to 38-06015
*A	122267	RBI	12/26/02	Added power up requirements Maximum Ratings Information
*B	127853	FSG	08/22/03	Switching Waveforms section: fixed misplaced footnote in $t_A$ in "First Data Word Latency after Reset with Read and Write" drawing Switching Waveforms section: changed $t_{SKEW2}$ to $t_{SKEW1}$ (typo) in "Empty Fla Timing" drawing
*C	393437	ESH	See ECN	Added Pb-Free Logo to top of front page Added CY7C4261-10JXI, CY7C4261-15JXC to ordering information
*D	2556036	VKN/AESA	08/22/2008	Updated ordering information and data sheet template. Removed Pb-Free Logo.
*E	2896039	RAME	03/19/2010	Updated package diagrams Removed inactive parts from Ordering information table Updated links in Sales, Solutions and Legal Information
*F	3055213	ADMU	10/13/2010	Removed CY7C4271-15AC from Ordering Information and added Ordering Code Definitions.
*G	3056210	ADMU	11/02/2010	■ Updated Selection Guide. Removed information for speed pins 25 and 35
				■ Corrected data(typo) in Programmable Flag (PAE, PAF) Operation.
				<ul> <li>□ Updated "PAF is synchronized to the LOW-to-HIGH transition of RCLK be one flip-flop and is LOW when the FIFO contains nor fewer unread words to read as "PAE is synchronized to the LOW-to-HIGH transition of RCLF by one flip-flop and is LOW when the FIFO contains nor fewer unread words."</li> <li>□ Updated "PAE is synchronized to the LOW-to-HIGH transition of WCLK be sometimes."</li> </ul>
				one flip-flop and is set LOW when the number of unread words in the FIF is greater than or equal to CY7C4261 (16K-m) and CY7C4271 (32K-m) to read as "PAF is synchronized to the LOW-to-HIGH transition of WCL by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4261 (16K-m) and CY7C4271 (32K-m)."
				■ Updated Electrical Characteristics. Removed information for speed pins 2 and 35.
				■ Updated Switching Characteristics. Removed information for speed pins 2 and 35.
				■ Updated Ordering Information.
				■ Updated Package Diagrams.

Document Number: 38-06015 Rev. \*G Page 20 of 21



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-06015 Rev. \*G Revised November 2, 2010

All products and company names mentioned in this document may be the trademarks of their respective holders.

Page 21 of 21