# 74F190 Up/Down Decade Counter with Preset and Ripple Clock

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 74F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.


#### Features

- High-speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F190SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F190PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

#### **Logic Symbols**



# Connection Diagram



© 1999 Fairchild Semiconductor Corporation DS009494

www.fairchildsemi.com

### Unit Loading/Fan Out

oading/Fan Out							
Din Namaa	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>				
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>				
CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/–1.8 mA				
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA				
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 µA/–0.6 mA				
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA				
U/D	Up/Down Count Control Input	1.0/1.0	20 µA/–0.6 mA				
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	–1 mA/20 mA				
RC	Ripple Clock Output (Active LOW)	50/33.3	–1 mA/20 mA				
тс	Terminal Count Output (Active HIGH)	50/33.3	–1 mA/20 mA				

#### **Functional Description**

The 74F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOWto-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table, CE and U/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When  $\overline{\text{CE}}$  is LOW and TC is HIGH, the  $\overline{\text{RC}}$  output will go LOW when the clock goes HIGH again. This feature simplifies the design of multi-

stage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 74F191 data sheet.

#### **RC Truth Table**

Inputs			Output
CE	TC*	СР	RC
L	Н	ъ	ъ
н	х	Х	н
Х	L	Х	н

#### Mode Select Table

	Inp	outs	Mode		
PL	CE	U/D	СР	Mode	
Н	L	L	~	Count Up Count Down	
Н	L	Н	~	Count Down	
L	Х	Х	Х	Preset (Asyn.) No Change (Hold)	
н	Н	х	Х	No Change (Hold)	

\*TC is generated internally H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

= LOW-to-HIGH Clock Transition

רב = LOW Pulse

www.fairchildsemi.com

2



74F190

#### Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
$V_{CC}$ Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL} \left( \text{mA} \right)$

#### **Recommended Operating Conditions**

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol Parameter Min Тур Мах Units  $v_{cc}$ Conditions VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal Input LOW Voltage 0.8 Recognized as a LOW Signal  $V_{IL}$ V I<sub>IN</sub> = -18 mA  $V_{CD}$ Input Clamp Diode Voltage V -1.2 Min V<sub>OH</sub>  $I_{OH} = -1 \text{ mA}$ Output HIGH 10% V<sub>CC</sub> 2.5 V Min 5%  $V_{CC}$ Voltage 2.7  $I_{OH} = -1 \text{ mA}$ Output LOW 10% V<sub>CC</sub> VOL V  $I_{OL} = 20 \text{ mA}$ 0.5 Min Voltage Input HIGH  $I_{\rm H}$ 5.0 μΑ  $V_{IN} = 2.7V$ Max Current Input HIGH Current  $I_{\rm BVI}$ 7.0 μΑ Max  $V_{IN} = 7.0V$ Breakdown Test Output HIGH ICEX 50 μA Max  $V_{OUT} = V_{CC}$ Leakage Current  $V_{ID}$ Input Leakage I<sub>ID</sub> = 1.9 μA 4.75 V 0.0 Test All Other Pins Grounded  $I_{OD}$ Output Leakage  $V_{IOD} = 150 \text{ mV}$ 3 75 μΑ 0.0 Circuit Current All Other Pins Grounded Input LOW Current -0.6  $\mathsf{I}_{\mathsf{IL}}$ mΑ Max  $V_{IN} = 0.5V$ , except  $\overline{CE}$ -1.8  $V_{IN} = 0.5V, \overline{CE}$  $V_{OUT} = 0V$  $I_{OS}$ Output Short-Circuit Current -60 -150 mΑ Max  $V_{O} = LOW$ I<sub>CCL</sub> Power Supply Current 38 55 mΑ Max

www.fairchildsemi.com

## **AC Electrical Characteristics**


Symbol	Parameter		$T_A = +25 \circ C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		75		90		MHz
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	3.0	9.5	3.0	8.5	
t <sub>PHL</sub>	CP to Q <sub>n</sub>	5.0	8.5	11.0	5.0	13.5	5.0	12.0	
t <sub>PLH</sub>	Propagation Delay	6.0	10.0	13.0	6.0	16.5	6.0	14.0	ns
t <sub>PHL</sub>	CP to TC	5.0	8.5	11.0	5.0	13.5	5.0	12.0	
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	3.0	9.5	3.0	8.5	
t <sub>PHL</sub>	CP to RC	3.0	5.0	7.0	3.0	9.0	3.0	8.0	
t <sub>PLH</sub>	Propagation Delay	3.0	5.0	7.0	3.0	9.0	3.0	8.0	ns
t <sub>PHL</sub>	CE to RC	3.0	5.5	7.0	3.0	9.0	3.0	8.0	
t <sub>PLH</sub>	Propagation Delay	7.0	11.0	18.0	7.0	22.0	7.0	20.0	ns
t <sub>PHL</sub>	U /D to RC	5.5	9.0	12.0	5.5	14.0	5.5	13.0	
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	10.0	4.0	13.5	4.0	11.0	
t <sub>PHL</sub>	U /D to TC	4.0	6.5	10.0	4.0	12.5	4.0	11.0	
t <sub>PLH</sub>	Propagation Delay	3.0	4.5	7.0	3.0	9.0	3.0	8.0	20
t <sub>PHL</sub>	P <sub>n</sub> to Q <sub>n</sub>	6.0	10.0	13.0	6.0	16.0	6.0	14.0	ns
t <sub>PLH</sub>	Propagation Delay	5.0	8.5	11.0	5.0	13.0	5.0	12.0	
t <sub>PHL</sub>	PL to Qn	5.5	9.0	12.0	5.5	14.5	5.5	13.0	ns

# AC Operating Requirements

Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V	$T_A -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$	$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$	Units
		Min Max	Min Max	Min Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.5	6.0	5.0	ns
t <sub>S</sub> (L)	P <sub>n</sub> to PL	4.5	6.0	5.0	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0	2.0	2.0	
t <sub>H</sub> (L)	P <sub>n</sub> to PL	2.0	2.0	2.0	
t <sub>S</sub> (L)	Setup Time, LOW	10.0	10.5	10.0	ns
	CE to CP				
t <sub>H</sub> (L)	Hold Time, LOW	0	0	0	
	CE to CP				
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	12.0	12.0	12.0	ns
t <sub>S</sub> (L)	U /D to CP	12.0	12.0	12.0	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0	0	0	
t <sub>H</sub> (L)	U /D to CP	0	0	0	
t <sub>W</sub> (L)	PL Pulse Width, LOW	6.0	8.5	6.0	ns
t <sub>W</sub> (L)	CP Pulse Width, LOW	5.0	7.0	5.0	ns
t <sub>REC</sub>	Recovery Time PL to CP	6.0	7.5	6.0	ns

74F190

www.fairchildsemi.com



www.fairchildsemi.com

6

