

August 1986 Revised July 2001

DM7490A Decade and Binary Counter

General Description

The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five.

The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nine's complement applications

To use the maximum count length (decade or four-bit binary), the B input is connected to the \mathbf{Q}_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate Function Table. A symmetrical divide-by-ten count can be obtained from the counters by connecting the \mathbf{Q}_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output \mathbf{Q}_A .


Features

- Typical power dissipation 145 mW
- Count frequency 42 MHz

Ordering Code:

Order Number	Package Number	Package Description
DM7490AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram



© 2001 Fairchild Semiconductor Corporation

DS006533

www.fairchildsemi.com

Function Tables

BCD Count Sequence (Note 1)

Count			puts	
Count	Q _D	Q _C	Q _B	Q_A
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	Н	L	L	Н

BCD Bi-Quinary (5-2) (Note 2)

Count		Out	puts	
Count	Q _A	Q_D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	Н	L	L	L
6	Н	L	L	Н
7	Н	L	Н	L
8	Н	L	Н	Н
9	Н	Н	L	L

Reset/Count Function Table


Reset Inputs					Out	puts	
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	Q_{C}	Q_B	Q_A
Н	Н	L	Х	L	L	L	L
Н	Н	Χ	L	L	L	L	L
Х	X	Н	Н	Н	L	L	Н
Х	L	X	L		COI	JNT	
L	Χ	L	Χ		COI	JNT	
L	X	X	L		COI	JNT	
Х	L	L	X		COI	JNT	

H = HIGH Level L = LOW Level

Note 1: Output QA is connected to input B for BCD count.

Note 2: Output QD is connected to input A for bi-quinary count

Logic Diagram



The J and K inputs shown without connection are for reference only and are functionally at a HIGH level.

Absolute Maximum Ratings(Note 3)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0° C to +70 $^{\circ}$ C Storage Temperature Range -65° C to +150 $^{\circ}$ C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltag	је	2			V
V _{IL}	LOW Level Input Voltag	е			0.8	V
I _{OH}	HIGH Level Output Curr	rent			-0.8	mA
I _{OL}	LOW Level Output Curr	ent			16	mA
f _{CLK}	Clock Frequency	Α	0		32	MHz
	(Note 4)	В	0		16	IVITIZ
t _W	Pulse Width	A	15			
	(Note 4)	В	30			ns
		Reset	15			
t _{REL}	Reset Release Time (Note 4)		25			ns
T _A	Free Air Operating Tem	perature	0		70	°C

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DC Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.4	3.4		V
V _{OL}	Output Voltage LOW Level	$V_{IL} = Max, V_{IH} = Min$ $V_{CC} = Min, I_{OL} = Max$					
OL.	Output Voltage	V _{IH} = Min, V _{IL} = Max (Note 6)			0.2	0.4	V
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH}	HIGH Level	V _{CC} = Max	Α			80	
	Input Current	$V_I = 2.7V$	Reset			40	μΑ
			В			120	
I _{IL}	LOW Level	V _{CC} = Max	A			-3.2	
	Input Current	$V_I = 0.4V$	Reset			-1.6	mA
			В			-4.8	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 7)	•	-18		-57	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 8)			29	42	mA


Note 5: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 6: Q_A outputs are tested at I_{OL} = Max plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 7: Not more than one output should be shorted at a time.

Note 8: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

	5V and T _A = 25°C	From (Input)	$R_L = 400\Omega$, C _L = 15 pF	Units
Symbol	Parameter	To (Output)	Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	32		MH
	Frequency	B to Q _B	16		IVIT
t _{PLH}	Propagation Delay Time	A to Q _A		16	
	LOW-to-HIGH Level Output	A to Q _A		10	ns
t _{PHL}	Propagation Delay Time	A to Q _A		18	no
	HIGH-to-LOW Level Output	A to Q _A		10	ns
t _{PLH}	Propagation Delay Time	A to Q _D		48	ns
	LOW-to-HIGH Level Output	7 to QD		40	
t _{PHL}	Propagation Delay Time	A to Q _D		50	ns
	HIGH-to-LOW Level Output	7 to Q _D		30	113
t _{PLH}	Propagation Delay Time	B to Q _B		16	ns
	LOW-to-HIGH Level Output			10	113
t _{PHL}	Propagation Delay Time	B to Q _B		21	ns
	HIGH-to-LOW Level Output	2 to 4B		21	115
t _{PLH}	Propagation Delay Time	B to Q _C		32	ns
	LOW-to-HIGH Level Output	2 10 40		02	110
t _{PHL}	Propagation Delay Time	B to Q _C		35	ns
	HIGH-to-LOW Level Output	2 10 42			110
t _{PLH}	Propagation Delay Time	B to Q _D		32	ns
	LOW-to-HIGH Level Output	2 to 45		02	
t _{PHL}	Propagation Delay Time	B to Q _D		35	ns
	HIGH-to-LOW Level Output	2 10 120			
t _{PLH}	Propagation Delay Time	elay Time SET-9 to Q _A , Q _D		30	ns
L	LOW-to-HIGH Level Output	021 0 to Q _A , Q _D		00	110
t _{PHL}	Propagation Delay Time	SET-9 to Q _B , Q _C		40	ns
	HIGH-to-LOW Level Output	SE I-9 to Q _B , Q _C		40	113
t _{PHL}	Propagation Delay Time	SET-0		40	ns
	HIGH-to-LOW Level Output	Any Q	1		113



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com