

74VHC161 4-Bit Binary Counter with Asynchronous Clear

Features

- High Speed: f_{MAX} = 185MHz (Typ.) at T_A = 25°C
- Synchronous counting and loading
- High-speed synchronous expansion
- Low power dissipation: $I_{CC} = 4\mu A$ (Max.) at $T_A = 25^{\circ}C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power down protection provided on all inputs
- Low noise: V_{OLP} = 0.8V (Max.)
- Pin and function compatible with 74HC161

General Description


The VHC161 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC161 is a high-speed synchronous modulo-16 binary counter. This device is synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The VHC161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description
74VHC161M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC161SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC161MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

Connection Diagram




Pin Description

Pin Names	Description	
CEP	Count Enable Parallel Input	
CET	Count Enable Trickle Input	
СР	Clock Pulse Input	
MR	Asynchronous Master Reset Input	
P ₀ -P ₃	Parallel Data Inputs	
PE	Parallel Enable Inputs	
Q ₀ Q ₃	Flip-Flop Outputs	
TC	Terminal Count Output	

©1993 Fairchild Semiconductor Corporation 74VHC161 Rev. 1.4

May 2007

Logic Symbols



Functional Description

The VHC161 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the VHC161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs—Master Reset, Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.


The VHC161 uses D-type edge-triggered flip-flops and changing the PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations:

Count Enable = CEP • CET • \overline{PE} $\mathsf{TC} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \mathsf{CET}$



74VHC161 Rev. 1.4

74VHC161 4-Bit Binary Counter with Asynchronous Clear


Mode Select Table

MR	PE	CET	CEP	Action on the Rising Clock Edge (∠)
L	Х	Х	Х	Reset (Clear)
Н	L	Х	Х	Load $(P_n \rightarrow Q_n)$
Н	Н	Н	Н	Count (Increment)
Н	Н	L	Х	No Change (Hold)
Н	Н	Х	L	No Change (Hold)


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



Block Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

©1993 Fairchild Semiconductor Corporation 74VHC161 Rev. 1.4

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
V _{IN}	DC Input Voltage	-0.5V to +7.0V
V _{OUT}	DC Output Voltage	-0.5V to V _{CC} + 0.5V
I _{IK}	Input Diode Current	–20mA
I _{OK}	Output Diode Current	±20mA
I _{OUT}	DC Output Current	±25mA
I _{CC}	DC V _{CC} / GND Current	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
TL	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to +5.5V
V _{IN}	Input Voltage	0V to +5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _{OPR}	Operating Temperature	–40°C to +85°C
t _r , t _f	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

					г	- A = 25°	С		40°C to 5°C	
Symbol	Parameter	V _{CC} (V)) Conditions		Min.	Тур.	Max.	Min.	Max.	Units
V _{IH}	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0–5.5	1		0.7 x V _{CC}			0.7 x V _{CC}		
V _{IL}	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0–5.5					0.3 x V _{CC}		0.3 x V _{CC}	
V _{OH}	HIGH Level	2.0		$I_{OH} = -50 \mu A$	1.9	2.0		1.9		V
Output Voltage	3.0	or V _{IL}		2.9	3.0		2.9]	
		4.5	1		4.4	4.5		4.4		
		3.0	1	$I_{OH} = -4mA$	2.58			2.48		
		4.5		I _{OH} =8mA	3.94			3.80		
V _{OL}	LOW Level	2.0	$V_{IN} = V_{IH}$	I _{OL} = 50μA		0.0	0.1		0.1	V
	Output Voltage	3.0	or V _{IL}			0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		$I_{OL} = 4mA$			0.36		0.44	
		4.5		I _{OL} = 8mA			0.36		0.44	
I _{IN}	Input Leakage Current	0–5.5	$V_{IN} = 5.5V$	or GND			±0.1		±1.0	μA
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			4.0		40.0	μA

Noise Characteristics

				T _A	= 25°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Тур.	Limits	Units
V _{OLP} ⁽²⁾	Quiet Output Maximum Dynamic V _{OL}	5.0	$C_L = 50 pF$	0.4	0.8	V
V _{OLV} ⁽²⁾	Quiet Output Minimum Dynamic V _{OL}	5.0	$C_L = 50 pF$	-0.4	-0.8	V
V _{IHD} ⁽²⁾	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		3.5	V
V _{ILD} ⁽²⁾	Maximum LOW Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		1.5	V

Note:

2. Parameter guaranteed by design.

		т	A = 25°	С		40° to 5°C	
V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
3.3 ± 0.3	$C_L = 15 pF$		8.3	12.8	1.0	15.0	ns
	$C_L = 50 pF$		10.8	16.3	1.0	18.5	
5.0 ± 0.5	$C_L = 15 pF$		4.9	8.1	1.0	9.5	ns
	$C_L = 50 pF$		6.4	10.1	1.0	11.5	1
3.3 ± 0.3	$C_L = 15 pF$		8.7	13.6	1.0	16.0	ns
	$C_L = 50 pF$		11.2	17.1	1.0	19.5	1
5.0 ± 0.5	$C_L = 15 pF$		4.9	8.1	1.0	9.5	ns
	$C_L = 50 pF$		6.4	10.1	1.0	11.5	1
3.3 ± 0.3	$C_L = 15 pF$		11.0	17.2	1.0	20.0	ns
	$C_L = 50 pF$		13.5	20.7	1.0	23.5	1
5.0 ± 0.5	$C_L = 15 pF$		6.2	10.3	1.0	12.0	ns
	$C_L = 50 pF$		7.7	12.3	1.0	14.0	1
3.3 ± 0.3	$C_L = 15 pF$		7.5	12.3	1.0	14.5	ns
	$C_L = 50 pF$		10.5	15.8	1.0	18.0	
5.0 ± 0.5	$C_L = 15 pF$		4.9	8.1	1.0	9.5	ns
	$C_L = 50 pF$		6.4	10.1	1.0	11.5	
3.3 ± 0.3	$C_L = 15 pF$		8.9	13.6	1.0	16.0	ns
	$C_L = 50 pF$		11.2	17.1	1.0	19.5	1
5.0 ± 0.5	$C_L = 15 pF$		5.5	9.0	1.0	10.5	ns
	$C_L = 50 pF$		7.0	11.0	1.0	12.5	
3.3 ± 0.3	$C_L = 15 pF$		8.4	13.2	1.0	15.5	ns
	$C_L = 50 pF$		10.9	16.7	1.0	19.0	
5.0 ± 0.5	$C_L = 15 pF$		5.0	8.6	1.0	10.0	ns
	$C_L = 50 pF$		6.5	10.6	1.0	12.0	
3.3 ± 0.3	$C_L = 15 pF$	80	130		70		MHz
	$C_L = 50 pF$	55	85		50		
5.0 ± 0.5	$C_L = 15 pF$	135	185		115		MHz

AC Electrical Characteristics

Parameter

Propagation Delay

Propagation Delay

Propagation Delay

Propagation Delay

Propagation Delay

Propagation Delay

Time (MR –TC)

Maximum Clock

Input Capacitance

Power Dissipation

Capacitance

Frequency

Time $(\overline{MR} - Q_n)$

Time (CET-TC)

Time (CP-TC, Load)

Time (CP–TC, Count)

Time (CP-Q_n)

Symbol

t_{PLH}, t_{PHL}

t_{PLH}, t_{PHL}

t_{PLH}, t_{PHL}

t_{PLH}, t_{PHL}

t_{PHL}

t_{PHL}

f_{MAX}

CIN

CPD

Note:

3. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

(3)

 $C_L = 50 pF$

 $V_{CC} = Open$

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:

$$\Delta I_{CC} = F_{CP} \bullet V_{CC} \left(\frac{C_{QO}}{2} + \frac{C_{Q1}}{4} + \frac{C_{Q2}}{8} + \frac{C_{Q3}}{16} + \frac{C_{TC}}{16} \right)$$

C₀₀-C₀₃ and C_{TC} are the capacitances at Q0–Q3 and TC, respectively. F_{CP} is the input frequency of the CP.

125

4

23

10

85

95

pF

pF

10

74VHC161 4-Bit Binary Counter with Asynchronous Clear

7
Ξ
/HC161
<u>S</u>
91
-
4
ά
4-Bit Binary (
B
Ŋ
J
<
Counter
ŭ
nt
er
\$
itt
, L
P
Š
n
Ť
5
DU
ŭ
S
with Asynchronous Clear
e
JL


-

AC Operating Requirements

			T _A =	= 25°C	T _A = -40°C to +85°C	
Symbol	Parameter	V _{CC} (V) ⁽⁴⁾	Тур.	Guarant	eed Minimum	Units
t _S	Minimum Setup Time (P _n –CP)	3.3		5.5	6.5	ns
		5.0		4.5	4.5]
t _S	Minimum Setup Time (PE –CP)	3.3		8.0	9.5	ns
		5.0		5.0	6.0]
t _S	Minimum Setup Time (CEP or CET-CP)	3.3		7.5	9.0	ns
		5.0		5.0	6.0	1
t _H	Minimum Hold Time (P _n –CP)	3.3		1.0	1.0	ns
		5.0		1.0	1.0	1
t _H	Minimum Hold Time (PE –CP)	3.3		1.0	1.0	ns
		5.0		1.0	1.0	1
t _H	Minimum Hold Time (CEP or CET–CP)	3.3		1.0	1.0	ns
		5.0		1.0	1.0	1
t _W (L), t _W (H)	Minimum Pulse Width CP (Count)	3.3		5.0	5.0	ns
		5.0		5.0	5.0	1
t _W (L)	Minimum Pulse Width (MR)	3.3		5.0	5.0	ns
		5.0		5.0	5.0	
t _{REC}	Minimum Removal Time	3.3		2.5	2.5	ns
		5.0		1.5	1.5	1


Note:


4. V_{CC} is 3.3 \pm 0.3V or 5.0 \pm 0.5V.



©1993 Fairchild Semiconductor Corporation 74VHC161 Rev. 1.4


74VHC161 4-Bit Binary Counter with Asynchronous Clear





0.19 - 0.30

0.100 ABS CS



GAGE PLANE

0.25

SEATING PLANE


NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, **B. DIMENSIONS ARE IN MILLIMETERS**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
- AND THE BAR EXTRUSIONS

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.

- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994
- E. DRAWING FILE NAME: MTC16REV4
- F. LAND PATTERN RECOMMENDATION PER IPC7351 ID# TSOP65P640X110-16N
 - MTC16rev4



0°-8'

0.6±0.1

DETAIL A



SEMICONDUCTOR

74VHC161 4-Bit Binary Counter with Asynchronous Clear

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®
Across the board. Around the world. [™]
ActiveArray™
Bottomless™
Build it Now™
CoolFET™
CROSSVOLT™
CTL™
Current Transfer Logic™ DOME™
E ² CMOS™
EcoSPARK [®]
EnSigna™
FACT Quiet Series™
FACT®
FAST®
FASTr™
FPS™
FRFET [®]
GlobalOptoisolator™ GTO™
HiSeC™

i-Lo™ ImpliedDisconnect[™] IntelliMAX™ ISOPLANAR™ MICROCOUPLER™ MicroPak™ MICROWIRE™ Motion-SPM™ MSX™ MSXPro™ OCX™ OCXPro™ **OPTOLOGIC**[®] **OPTOPLANAR[®]** PACMAN™ PDP-SPM™ POP™ Power220[®] Power247® PowerEdae™ PowerSaver™

Power-SPM™ PowerTrench[®] Programmable Active Droop™ QFĔT QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ ScalarPump™ SMART START™ SPM[®] STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™_6 SuperSOT™-8 SyncFET™ ТСМ™ The Power Franchise® U™

TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ μSerDes™ . UHC® UniFET™ VCX™ Wire™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.