

LM4946 Boomer® Audio Power Amplifier Series

Output Capacitor-Less Audio Subsystem with Programmable National 3D

General Description

The LM4946 is an audio power amplifier capable of delivering 540mW of continuous average power into a mono 8Ω bridged-tied load (BTL) with 1% THD+N, 35mW per channel of continuous average power into stereo 32Ω single-ended (SE) loads with 1% THD+N, or an output capacitor-less (OCL) configuration with identical specifications as the SE configuration, from a 3.3V power supply.

The LM4946 has three input channels: one pair for a twochannel stereo signal and the third for a differential singlechannel mono input. The LM4946 features a 32-step digital volume control and eight distinct output modes. The digital volume control, 3D enhancement, and output modes (mono/ SE/OCL) are programmed through a two-wire I²C or a threewire SPI compatible interface that allows flexibility in routing and mixing audio channels.

The LM4946 is designed for cellular phone, PDA, and other portable handheld applications. It delivers high quality output power from a surface-mount package and requires only seven external components in the OCL mode (two additional components in SE mode).

Key Specifications

•	
■ THD+N at 1kHz, 540mW	
into 8Ω BTL (3.3V)	1.0% (typ)
■ THD+N at 1kHz, 35mW	
into 32Ω SE (3.3V)	1.0% (typ)
■ Single Supply Operation (V _{DD})	2.7 to 5.5V
■ I ² C/SPI Single Supply Operation	
LLP	2.2 to 5.5V
micro SMD	1.7 to 5.5V

Features

- I²C/SPI Control Interface
- I²C/SPI programmable National 3D Audio
- I²C/SPI controlled 32 step digital volume control (-54dB to +18dB)
- Three independent volume channels (Left, Right, Mono)
- Eight distinct output modes
- LLP and microSMD surface mount packaging
- "Click and Pop" suppression circuitry
- Thermal shutdown protection
- Low shutdown current (0.02uA, typ)
- RF immunity topology

Applications

- Mobile Phones
- PDAs

Boomer® is a registered trademark of National Semiconductor Corporation.

Typical Application




FIGURE 1. Typical Audio Amplifier Application Circuit-Output Capacitor-less




FIGURE 2. Typical Audio Amplifier Application Circuit-Single Ended

Connection Diagrams 24 Lead LLP Package 20 **UZXYTT** 18 XXX 5 6 Pin 1 ∞ 201628e8 **Top View** 20162803 **Top View** U - Wafer Fab Code Z - Assembly Plant Code XY - Date Code TT - Die Traceability xxx - L4946SQ 25 Bump micro SMD Package 5 \textbf{L}_{OUT} **UZXYTT** В LHP3D2 R_{IN} GI9 SDA С MONO_IN RHP3D1 D ID_ENB GND GND Bump A1 LHP3D1 MONO+ Ε MONO-PCSPLSEL 201628n3 Top View U - Wafer Fab Code Z - Assembly Plant Code XY - Date Code 201628n2 **Top View** TT - Die Traceability **G- Boomer** 19 - LM4946TM

Pin Descriptions

Pin Number (LLP)	Bump (Mirco SMD)	Name	Description
1	B2	LHP3D2	Left Headphone 3D Input 1
2	A1	V _{oc}	Center Amplifier Output
3	A2	V_{DD}	Voltage Supply
4	A3	GND	Ground
5	A4	R _{OUT}	Right Headphone Output
6	A5	L _{OUT}	Left Headphone Output
7	B4	I ² CSPI_V _{DD}	I ² C or SPI Interface Voltage Supply
8	B5	R _{IN}	Right Input Channel
9	B3	L _{IN}	Left Input Channel
10	C5	SDA	Data
11	C4	SCL	Clock
12	D5	GND	Ground
13	D4	ID_ENB	Address Identification/Enable Bar
14	E5	I2CSPI_SEL	I ² C or SPI Select
15	E4	MONO+	Loudspeaker Output Positive
16	D3	V_{DD}	Voltage Supply
17	E2	MONO-	Loudspeaker Output Negative
18	E1	LHP3D1	Left Headphone 3D Input 2
19	D2	RHP3D1	Right Headphone 3D Input 1
20	D1	GND	Ground
21	C3	BYPASS	Half-Supply Bypass
22	C1	MONO_IN-	Loudspeaker Negative Input
23	C2	MONO_IN+	Loudspeaker Positive Input
24	B1	RHP3D2	Right Headphone 3D Input 2
	E3	V_{DD}	Voltage Supply

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage Storage Temperature -65°C to +150°C Input Voltage -0.3 to $V_{DD} + 0.3$ ESD Susceptibility (Note 3) 2.0kV ESD Machine model (Note 6) 200V Junction Temperature 150°C Solder Information (Note 1)

Vapor Phase (60 sec.) 215°C

220°C Infrared (15 sec.)

Thermal Resistance (Note 8)

θ_{JA} (typ) - SQA24A 46°C/W θ_{JA} (typ) - TMD25A 49°C/W

Operating Ratings

Temperature Range -40°C to 85°C Supply Voltage (V_{DD}) $2.7 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$ Supply Voltage (I2C/SPI) (Note 10) $I^2CSPI_V_{DD} \le V_{DD}$ LLP $2.2V \le I^2CSPI_{DD} \le 5.5V$ micro SMD $1.7V \le I^2CSPI_{DD} \le 5.5V$

Electrical Characteristics 3.3V (Notes 2, 7)

The following specifications apply for V_{DD} = 3.3V, T_A = 25°C, all volume controls set to 0dB, unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units		
			Typical (Note 4)	Limits (Note 5)	(Limits)	
		Output Modes 2, 4, 6 V _{IN} = 0V; No load, SE Headphone	3.25		mA	
		Output Modes 1, 3, 5, 7 V _{IN} = 0V; No load, SE Headphone	5.65		mA	
I _{DD}	Supply Current	Output Modes 2, 4, 6 V _{IN} = 0V; No load, OCL Headphone	4	6.5	mA (max)	
		Output Modes 1, 3, 5, V _{IN} = 0V; No load, OCL Headphone	5		mA	
		Output Modes 7 V _{IN} = 0V; No load, OCL Headphone	6.5	10.5	mA (max)	
I _{SD}	Shutdown Current	Output Mode 0	0.02	1	μΑ (max)	
V	O. to the Company of	V _{IN} = 0V, Mode 7 Mono	12	50		
V _{OS}	Output Offset Voltage	V _{IN} = 0V, Mode 7 Headphones (Note 11)	3	15	mV (max)	
D	0.1.15	MONO _{OUT} ; $R_L = 8\Omega$ THD+N = 1%; $f = 1$ kHz, BTL, Mode 1	540	500	mW (min)	
P _O	Output Power	R_{OUT} and L_{OUT} ; R_L = 32Ω THD+N = 1%; f = 1kHz, SE, Mode 4	35	30	mW (min)	
THD+N	Tallian i Bilain Ni	$\begin{aligned} & \text{MONO}_{\text{OUT}} \\ & \text{f} = 1 \text{kHz} \\ & \text{P}_{\text{OUT}} = 250 \text{mW}; \ \text{R}_{\text{L}} = 8 \Omega, \ \text{BTL}, \ \text{Mode 1} \end{aligned}$	0.05		%	
	Total Harmonic Distortion + Noise	R_{OUT} and L_{OUT} f = 1 kHz $P_{OUT} = 12 \text{mW}$; $R_L = 32 \Omega$, SE, Mode 4	0.015		%	

Symbol	Parameter	Conditions		1946	Units
			Typical (Note 4)	Limits (Note 5)	(Limits)
		A-weighted,			
		inputs terminated to GND, output referred			
		Speaker; Mode 1	17		μV
		Speaker; Mode 3, 7	27		μV
		Speaker; Mode 5	33		μV
N _{OUT}	Output Noise	Headphone; SE, Mode 2	8		μV
		Headphone; SE, Mode 4, 7	8		μV
		Headphone; SE, Mode 6	12		μV
		Headphone; OCL, Mode 2	8		μV
		Headphone; OCL, Mode 4, 7	9		μV
		Headphone; OCL, Mode 6	12		<u>. </u>
	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{PP}; f = 217 \text{Hz}, R_L = 8\Omega$ $C_B = 2.2 \mu \text{F}, BTL$ All audio inputs terminated to GND;			·
	MONO _{OUT}	output referred			
		BTL, Output Mode 1	76		dB
		BTL, Output Mode 3, 7	65		dB
		BTL, Output Mode 5	63		dB
PSRR		$V_{RIPPLE} = 200 mV_{PP}$; f = 217Hz, R _L = 32 Ω C _B = 2.2 μ F, All audio inputs terminated to GND output referred			
	Power Supply Rejection Ratio R _{OUT} and L _{OUT}	SE, Output Mode 2	78		dB
		SE, Output Mode 4,7	82		dB
		SE, Output Mode 6	78		dB
		OCL, Output Mode 2	84		dB
		OCL, Output Mode 4, 7	78		dB
		OCL, Output Mode 6	77		dB
	Volume Control Step Size Error		±0.2		dB
	Digital Volume Control Range	Maximum attenuation	-54	–56 –52	dB (max dB (min)
		Maximum gain	18	17.4 18.6	dB (min) dB (max
	HP(SE) Mute Attenuation	Output Mode 1, 3, 5	96		dB
	MONO_IN Input Impedance	Maximum gain setting	12.5	10 15	$k\Omega$ (min)
	R _{IN} and L _{IN} Input Impedance	Maximum attenuation setting	110	90 130	$k\Omega$ (min) $k\Omega$ (max
		$f = 217Hz$, $V_{CM} = 1Vpp$, Mode 1, BTL, $R_L = 8\Omega$	61		
CMRR	Common-Mode Rejection Ratio	$f = 217Hz$, $V_{CM} = 1Vpp$, Mode 2, $R_L = 32\Omega$	66		dB
		Headphone; P _O = 12mW f = 1kHz, OCL, Mode 4	-54		dB
XTALK	Crosstalk	Headphone; P _O = 12mW f = 1kHz, SE, Mode 4	-72		dB
		C _B = 2.2µF, OCL	100		ms
Γ_{WU}	Wake-Up Time from Shutdown				

Electrical Characteristics 5.0V (Notes 2, 7) The following specifications apply for $V_{DD} = 5.0V$, $T_A = 25^{\circ}C$, all volume controls set to 0dB, unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units		
			Typical (Note 4)	Limits (Note 5)	(Limits)	
		Output Modes 2, 4, 6				
		V _{IN} = 0V; No load	3.8		mA	
		SE Headphone				
		Output Modes 1, 3, 5, 7				
		V _{IN} = 0V; No Load,	6.6		mA	
		SE Headphone				
	Supply Current	Output Modes 2, 4, 6	4.6		m A	
I _{DD}	Supply Current	V _{IN} = 0V; No load, OCL Headphone	4.0		mA	
		Output Modes 1, 3, 5				
		V _{IN} = 0V; No Load,	6		mA	
		OCL Headphone				
		Output Modes 7				
		V _{IN} = 0V; No Load,	7.4		mA	
		OCL Headphone				
I _{SD}	Shutdown Current	Output Mode 0	0.05		μA	
		V _{IN} = 0V, Mode 7	10			
V	Output Offset Voltage	Mono	12		\/	
V _{os}		V _{IN} = 0V, Mode 7	3		mV	
		Headphones				
P _O O		$MONO_{OUT}$; $R_L = 8\Omega$	1.3		W	
	Output Power	THD+N = 1%; f = 1kHz, BTL, Mode 1	1.0		VV	
		R_{OUT} and L_{OUT} ; $R_L = 32\Omega$	85		mW	
		THD+N = 1%; f = 1kHz, SE, Mode 4	65		IIIVV	
		MONO _{OUT} , f = 1kHz	0.05		%	
TUD. N	Total Harmania Distantian - Naisa	$P_{OUT} = 500$ mW; $R_L = 8\Omega$, BTL, Mode 1	0.05		/0	
THD+N	Total Harmonic Distortion + Noise	R _{OUT} and L _{OUT} , f = 1kHz	0.010		0/	
		P_{OUT} = 30mW; R_L = 32 Ω , SE, Mode 4	0.012		%	
		A-weighted,				
		inputs terminated to GND, output referred				
		Speaker; Mode 1	17		μV	
		Speaker; Mode 3, 7	27		μV	
		Speaker; Mode 5	33		μV	
N _{OUT}	Output Noise	Headphone; SE, Mode 2	8		 μV	
001		Headphone; SE, Mode 4, 7	8		μV	
		Headphone; SE, Mode 6	12		μV	
		Headphone; OCL, Mode 2	8		μV	
		Headphone; OCL, Mode 4, 7	9		<u>μν</u> μV	
		Headphone; OCL, Mode 6	12			
		• •	14		μV	
		$V_{RIPPLE} = 200 \text{mV}_{PP}$; $f = 217 \text{Hz}$, $R_L = 8\Omega$				
		$C_B = 2.2\mu\text{F}$, BTL All audio inputs terminated to GND;				
PSRR	Power Supply rejection Ratio	output referred				
ו טוזרו	MONO _{OUT}	BTL, Output Mode 1	69		dB	
		BTL, Output Mode 1	60		dB	
		BTL, Output Mode 5, 7	58		dB	

Symbol	Parameter	Conditions	LM ²	Units		
			Typical (Note 4)	Limits (Note 5)	(Limits)	
		V_{RIPPLE} = 200m V_{PP} ; f = 217Hz, R _L = 32 Ω C _B = 2.2 μ F, BTL All audio inputs terminated to GND; output referred				
	Power Supply Rejection Ratio	SE, Output Mode 2	75		dB	
PSRR	R _{OUT} and L _{OUT}	SE, Output Mode 4,7	75		dB	
	001 3 3 001	SE, Output Mode 6	72		dB	
		OCL, Output Mode 2	75		dB	
		OCL, Output Mode 4, 7	79		dB	
		OCL, Output Mode 6	72		dB	
	Digital Volume Control Range	Maximum attenuation	-54	-56 -52	dB (max) dB (min)	
		Maximum gain	18	17.4 18.6	dB (min) dB (max)	
	HP(SE) Mute Attenuation	Output Mode 1, 3, 5	96		dB	
	MONO_IN Input Impedance	Maximum gain setting	12.5	10 15	$k\Omega$ (min) $k\Omega$ (max)	
	R _{IN} and L _{IN} Input Impedance	Maximum attenuation setting	110	90 130	$k\Omega$ (min) $k\Omega$ (max)	
		$f = 217Hz$, $V_{CM} = 1Vpp$, 0dB gain Mode 1, BTL, $R_L = 8\Omega$	61		1.23 (31)	
CMRR	Common-Mode Rejection Ratio	$f = 217Hz$, $V_{CM} = 1Vpp$, 0dB gain Mode 2, $R_L = 32\Omega$	66		dB	
·		Headphone; P _O = 30mW, OCL, Mode 4	-55		dB	
XTALK	Crosstalk	Headphone; P _O = 30mW, SE, Mode 4	-72		dB	
		C _B = 2.2μF, OCL	135		ms	
TWU	Wake-Up Time from Shutdown	C _B = 2.2μF, SE	180		ms	

I2C/SPI LLP/micro SMD (Notes 2, 7)

The following specifications apply for $V_{DD} = 5.0V$ and 3.3V, $T_A = 25^{\circ}C$, $2.2V \le I^2CSPI_V_{DD} \le 5.5V$, unless otherwise specified.

Symbol	Parameter	Conditions	Conditions LM4946		Units
			Typical	Limits (Notes 5,	(Limits)
	Inc. Oh al. Data I		(Note 4)	7)	. ()
τ ₁	I ² C Clock Period			2.5	μs (min)
t_2	I ² C Data Setup Time			100	ns (min)
t ₃	I ² C Data Stable Time			0	ns (min)
t ₄	Start Condition Time			100	ns (min)
t ₅	Stop Condition Time			100	ns (min)
t ₆	I ² C Data Hold Time			100	ns (min)
f _{SPI}	Maximum SPI Frequency			1000	kHz (max)
t _{EL}	SPI ENB High Time			100	ns (min)
t _{DS}	SPI Data Setup Time			100	ns (min)
t _{ES}	SPI ENB Setup Time			100	ns (min)
t _{DH}	SPI Data Hold Time			100	ns (min)
t _{EH}	SPI Enable Hold Time			100	ns (min)
t _{CL}	SPI Clock Low Time			500	ns (min)
t _{CH}	SPI Clock High Time			500	ns (min)
V	12C/SDI Input Voltage High			0.7xl2CSPI	\/ (min)
V _{IH}	I ² C/SPI Input Voltage High			V _{DD}	V (min)
V	I ² C/SPI Input Voltage Low			0.3xl2CSPI	\/ (mov)
V_{IL}	1-0/01 1 Input Voltage Low			V_{DD}	V (max)


I2C/SPI micro SMD only (Notes 2, 7)


The following specifications apply for V_{DD} = 5.0V and 3.3V, T_A = 25°C, 1.7V \leq I2CSPI_ V_{DD} \leq 2.2V, unless otherwise specified.

Symbol	Parameter	Conditions		LM4946	Units
			Typical	Limits (Notes	(Limits)
			(Note 4)	5, 7)	
t ₁	I ² C Clock Period			2.5	μs (min)
t ₂	I ² C Data Setup Time			250	ns (min)
t ₃	I ² C Data Stable Time			0	ns (min)
t ₄	Start Condition Time			250	ns (min)
t ₅	Stop Condition Time			250	ns (min)
t ₆	I ² C Data Hold Time			250	ns (min)
f _{SPI}	Maximum SPI Frequency			250	kHz (max)
t _{EL}	SPI ENB High Time			250	ns (min)
t _{DS}	SPI Data Setup Time			250	ns (min)
t _{ES}	SPI ENB Setup Time			250	ns (min)
t _{DH}	SPI Data Hold Time			250	ns (min)
t _{EH}	SPI Enable Hold Time			250	ns (min)
t _{CL}	SPI Clock Low Time			500	ns (min)
t _{CH}	SPI Clock High Time			500	ns (min)
V _{IH}	I ² C/SPI Input Voltage High			0.7xl2CSPI	V (min)
*IH	. S. S. F. Hipat Voltago Flight			V _{DD}	v (111111)
V_{IL}	I ² C/SPI Input Voltage Low			0.25 xl ² CSPI	V (max)
IL.	, 9			V _{DD}	. (


- Note 1: See AN-450 "Surface Mounting and their effects on Product Reliability" for other methods of soldering surface mount devices.
- **Note 2:** Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 3: Human body model, 100pF discharged through a 1.5k Ω resistor.
- Note 4: Typical specifications are specified at $+25^{\circ}\text{C}$ and represent the most likely parametric norm.
- Note 5: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- **Note 6:** Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50Ω).
- Note 7: All voltages are measured with respect to the ground pin, unless otherwise specified.
- Note 8: The given θ_{JA} for an LM4946SQ mounted on a demonstration board with a 9in² area of 1oz printed circuit board copper ground plane.
- Note 9: Datasheet min/max specifications are guaranteed by design, test, or statistical analysis.
- Note 10: Refer to table on page 9.
- Note 11: For LM4946 LLP package, revised specification goes into effect starting with date code 79. Existing specification is per datasheet rev 1.0

Typical Performance Characteristics






THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3\text{V}, \, \text{R}_{\text{L}} = 32\Omega, \, \text{P}_{\text{O}} = 12\text{mW} \\ \text{Mode 6, OCL, BW} &= 80\text{kHz} \end{aligned}$




THD+N vs Frequency V_{DD} = 3.3V, R_L = 32 Ω , P_O = 12mW Mode 6, SE, BW = 80kHz

201628e4




THD+N vs Frequency $\begin{aligned} &V_{DD}=3.3V,\,R_L=32\Omega,\,P_O=12mW\\ &\text{Mode 4, 7, OCL, BW}=80\text{kHz} \end{aligned}$




201628e3

THD+N vs Frequency $\begin{aligned} & \text{V}_{\text{DD}} = 3.3\text{V}, \, \text{R}_{\text{L}} = 32\Omega, \, \text{P}_{\text{O}} = 12\text{mW} \\ & \text{Mode 4, 7, SE, BW} = 80\text{kHz} \end{aligned}$





20162832


THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3\text{V}, \text{ R}_{\text{L}} = 8\Omega, \text{ P}_{\text{O}} = 250\text{mW} \\ \text{Mode 5, BTL, BW} &= 80\text{kHz} \end{aligned}$



20162827









201628m3

THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3 \text{V, R}_{\text{L}} = 8 \Omega, \text{ P}_{\text{O}} = 250 \text{mW} \\ \text{Mode 3, BTL} \end{aligned}$




201628m5

THD+N vs Output Power V_{DD} = 3.3V, R_L = 8Ω , f = 1kHz Mode 5, BTL




THD+N vs Frequency V_{DD} = 3.3V, R_L = 32 Ω , P_O = 12mW Mode 2, SE, BW = 80kHz




201628m4

THD+N vs Output Power V_{DD} = 3.3V, R_L = 8Ω , f = 1kHz Mode 1, BTL





201628b0


THD+N vs Output Power $\begin{aligned} &V_{DD}=3.3V,\,R_L=32\Omega,\,f=1kHz\\ &Mode\,4,\,7,\,OCL \end{aligned}$



201628e6









wer

201628m2


THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz Mode 6, Stereo Input, OCL



THD+N vs Output Power
$$\label{eq:VDD} \begin{split} \text{V}_{\text{DD}} = 3.3\text{V}, \, \text{R}_{\text{L}} = 32\Omega, \, \text{f} = 1\text{kHz} \\ \text{Mode 2, SE} \end{split}$$




THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz Mode 6, Mono Input, OCL




201628m1

THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz Mode 2, OCL





201628m6


THD+N vs Output Power V_{DD} = 3.3V, R_L = 8 Ω , f = 1kHz Mode 3, BTL



201628m8









20162816

PSRR vs Frequency $V_{DD} = 3.3V$, $R_{L} = 8\Omega$ Mode 2, SE



20162817


PSRR vs Frequency V_{DD} = 3.3V, 6dB Mode 5, BTL



20162825


20162819

PSRR vs Supply Voltage $R_L = 8\Omega, 217Hz$ Mode 1, BTL




20162818

PSRR vs Supply Voltage $R_L = 32\Omega$, 217Hz Mode 4, OCL




PSRR vs Supply Voltage $R_L = 32\Omega, 217Hz$ Mode 4, SE




201628m0

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 32 Ω f = 1kHz, Mode 2, 4, 6, SE




201628g0

Power Dissipation vs Output Power $\begin{aligned} V_{DD} &= 5\text{V, R}_{L} = 32\Omega \\ \text{f} &= 1\text{kHz, Mode 2, 4, 6, OCL} \end{aligned}$




2016280

Power Dissipation vs Output Power $V_{DD} = 3.3V$, $R_L = 32\Omega$, f = 1kHz,




Power Dissipation vs Output Power $\begin{aligned} \mathbf{V}_{DD} &= 5\mathbf{V}, \, \mathbf{R}_L = 8\Omega \\ \mathbf{f} &= 1 \text{kHz}, \, \text{Mode } 1, \, 3, \, 5, \, \text{BTL} \end{aligned}$




201628c5

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 8Ω , f = 1kHz, Modes 1, 3, 5, BTL




201628k5

Power Dissipation vs Output Power $V_{DD} = 3.3V$, $R_L = 8\Omega$, f = 1kHz,




201628k7

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz, Mode 7, SE




ncv

Crosstalk vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 5\text{V}, \text{ R}_{\text{L}} = 32\Omega, \text{ P}_{\text{O}} = 30\text{mW} \\ \text{Left-Right, Mode 4, OCL} \end{aligned}$




201628f1

Crosstalk vs Frequency V_{DD} = 5V, R_L = 32 Ω , P_O = 30mW Mode 4, SE




201628f2

Crosstalk vs Frequency $V_{DD}=3.3V,\,R_L=32\Omega,\,P_O=12mW$ Right-Left, Mode 4, OCL




201628e9

Crosstalk vs Frequency V_{DD} = 3.3V, R_L = 32 Ω , P_O = 12mW Mode 4, SE




201628f0

Supply Current vs Supply Voltage No Load, Mode 7




201628k2


Supply Current vs Supply Voltage $V_{\rm DD}$ = 3.3V, No Load, Modes 1, 3, 5




Output Power vs Supply Voltage $R_L = 8\Omega$, f = 1kHz, Mono, Mode 1



Supply Current vs Supply Voltage No Load, Modes 2, 4, 6



Output Power vs Supply Voltage $R_L = 32\Omega$, f = 1kHz, OCL, Mode 4



www.national.com

20

Application Information

I2C PIN DESCRIPTION

SDA: This is the serial data input pin. SCL: This is the clock input pin.

ID_ENB: This is the address select input pin. I²CSPI_SEL: This is tied LOW for I²C mode.

12C COMPATIBLE INTERFACE

The LM4946 uses a serial bus which conforms to the I²C protocol to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4946.

The I²C address for the LM4946 is determined using the ID_ENB pin. The LM4946's two possible I²C chip addresses are of the form 111110 X_1 0 (binary), where X_1 = 0, if ID_ENB is logic LOW; and X_1 = 1, if ID_ENB is logic HIGH. If the I²C interface is used to address a number of chips in a system, the LM4946's chip address can be changed to avoid any possible address conflicts.

The bus format for the I²C interface is shown in Figure 3. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is HIGH. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is HIGH.

For I²C interface operation, the I²CSPI_SEL pin needs to be tied LOW (and tied high for SPI operation).

After the last bit of the address bit is sent, the master releases the data line HIGH (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4946 has received the address correctly, then it holds the data line LOW during the clock pulse. If the data line is not held LOW during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4946.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable HIGH.

After the data byte is sent, the master must check for another acknowledge to see if the LM4946 received the data.

If the master has more data bytes to send to the LM4946, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes HIGH while the clock signal is HIGH. The data line should be held HIGH when not in use.

I²C INTERFACE POWER SUPPLY PIN (I²CSPI_V_{DD})

The LM4946's I²C interface is powered up through the I²CSPI_V_DD pin. The LM4946's I²C interface operates at a voltage level set by the I²CV_DD pin which can be set independent to that of the main power supply pin V_DD. This is ideal whenever logic levels for the I²C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.




FIGURE 3. I2C Bus Format




FIGURE 4. I²C Timing Diagram

SPI DESCRIPTION

(For 2.2V \leq I²CSPI_V_{DD} \leq 5.5V, see page 9 for more information).

- 0. I2CSPI_SEL: This pin is tied HIGH for SPI mode.
- 1. The data bits are transmitted with the MSB first.
- 2. The maximum clock rate is 1MHz for the CLK pin.
- 3. CLK must remain HIGH for at least 500ns ($t_{\rm CH}$) after the rising edge of CLK, and CLK must remain LOW for at least 500ns ($t_{\rm CL}$) after the falling edge of CLK.
- 4. The serial data bits are sampled at the rising edge of CLK. Any transition on DATA must occur at least 100ns (t_{DS}) before the rising edge of CLK. Also, any transition on DATA must occur at least 100ns (t_{DH}) after the rising edge of CLK and stabilize before the next rising edge of CLK.
- 5.ID_ENB should be LOW only during serial data transmission.

- 6. ID_ENB must be LOW at least 100ns ($t_{\rm ES}$) before the first rising edge of CLK, and ID_ENB has to remain LOW at least 100ns ($t_{\rm EH}$) after the eighth rising edge of CLK.
- 7. If ID_ENB remains HIGH for more than 100ns before all 8 bits are transmitted then the data latch will be aborted.
- 8. If ID_ENB is LOW for more than 8 CLK pulses then only the first 8 data bits will be latched and activated when ID_ENB transitions to logic-high.
- 9. ID_ENB must remain HIGH for at least 100ns (t_{EL}) to latch in the data.
- 10. Coincidental rising or falling edges of CLK and ID_ENB are not allowed. If CLK is to be held HIGH after the data transmission, the falling edge of CLK must occur at least 100ns (t_{CS}) before ID_ENB transitions to LOW for the next set of data.




FIGURE 5. SPI Timing Diagram

TABLE 1. Chip Address

	A7	A6	A5	A4	A3	A2	A1	A0
Chip Address	1	1	1	1	1	0	EC	0
ID_ENB = 0	1	1	1	1	1	0	0	0
ID_ENB = 1	1	1	1	1	1	0	1	0

EC — Externally Controlled

TABLE 2. Control Registers

	D7	D6	D5	D4	D3	D2	D1	D0
Mode Control	0	0	0	0	OCL	MC2	MC1	MC0
Programmable 3D	0	1	0	0	N3D3	N3D2	N3D1	N3D0
Mono Volume Control	1	0	0	MVC4	MVC3	MVC2	MVC1	MVC0
Left Volume Control	1	1	0	LVC4	LVC3	LVC2	LVC1	LVC0
Right Volume Control	1	1	1	RVC4	RVC3	RVC2	RVC1	RVC0

- 1. Bits MVC0 MVC4 control 32 step volume control for MONO input
- 2. Bits LVC0 LVC4 control 32 step volume control for LEFT input
 3. Bits RVC0 RVC4 control 32 step volume control for RIGHT input
- 4. Bits MC0 MC2 control 8 distinct modes
- 5. Bits N3D3, N3D2, N3D1, N3D0 control programmable 3D function
- 6. N3D0 turns the 3D function ON (N3D0 = 1) or OFF (N3D0 = 0), and N3D1 = 0 provides a "wider" aural effect or N3D1 = 1 a "narrower" aural effect
- 7. Bit OCL selects between SE with output capacitor (OCL = 0) or SE without output capacitors (OCL = 1). Default is OCL = 0

TABLE 3. Programmable National 3D Audio

	N3D3	N3D2
Low	0	0
Medium	0	1
High	1	0
Maximum	1	1

TABLE 4. Output Mode Selection

Output Mode	MC2	MC1	MC0	Handsfree Speaker	Right HP Output	Left HP Output
Number				Output		
0	0	0	0	SD	SD	SD
1	0	0	1	G _P X P	MUTE	MUTE
2	0	1	0	SD	G _P X P/2	G _P X P/2
3	0	1	1	2 X (G _L X L + G _R X R)	MUTE	MUTE
4	1	0	0	SD	G _R X R	G _L X L
5	1	0	1	2 X (G _L X L + G _R X R) +	MUTE	MUTE
				G _P X P		
6	1	1	0	SD	G _R X R + G _P X P/2	G _L X L + G _P X P/2
7	1	1	1	2 X (G _R X R + G _L X L)	G _R X R	G _L X L

On initial POWER ON, the default mode is 000

P = Phone-in (Mono)

 $R = R_{IN}$

 $L = L_{IN}$

SD = Shutdown

MUTE = Mute Mode

G_P = Phone In (Mono) volume control gain

G_R = Right stereo volume control gain

G_L = Left stereo volume control gain

TABLE 5. Volume Control Table


Volume Step	xVC4	xVC3	xVC2	xVC1	xVC0	Gain,dB
1	0	0	0	0	0	-54.00
2	0	0	0	0	1	-46.50
3	0	0	0	1	0	-40.50
4	0	0	0	1	1	-34.50
5	0	0	1	0	0	-30.00
6	0	0	1	0	1	-27.00
7	0	0	1	1	0	-24.00
8	0	0	1	1	1	-21.00
9	0	1	0	0	0	-18.00
10	0	1	0	0	1	-15.00
11	0	1	0	1	0	-13.50
12	0	1	0	1	1	-12.00
13	0	1	1	0	0	-10.50
14	0	1	1	0	1	-9.00
15	0	1	1	1	0	-7.50
16	0	1	1	1	1	-6.00
17	1	0	0	0	0	-4.50
18	1	0	0	0	1	-3.00
19	1	0	0	1	0	-1.50
20	1	0	0	1	1	0.00
21	1	0	1	0	0	1.50
22	1	0	1	0	1	3.00
23	1	0	1	1	0	4.50
24	1	0	1	1	1	6.00
25	1	1	0	0	0	7.50
26	1	1	0	0	1	9.00
27	1	1	0	1	0	10.50
28	1	1	0	1	1	12.00
29	1	1	1	0	0	13.50
30	1	1	1	0	1	15.00
31	1	1	1	1	0	16.50
32	1	1	1	1	1	18.00

x = M, L, or R
 Gain / Attenuation is from input to output

NATIONAL 3D ENHANCEMENT

The LM4946 features a stereo headphone, 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement creates a perceived spatial effect optimized for stereo headphone listening. The LM4946 can be programmed for a "narrow" or "wide" soundstage perception. The narrow soundstage has a more focused approaching sound direction, while the wide soundstage has a spatial, theater-like effect. Within each of these two modes, four discrete levels of 3D effect that can be programmed: low, medium, high, and maximum (Table 2, 3), each level with an ever increasing aural effect, respectively. The difference between each level is 3dB.

The external capacitors, shown in Figure 6, are required to enable the 3D effect. The value of the capacitors set the cutoff frequency of the 3D effect, as shown by Equations 1 and 2. Note that the internal $20k\Omega$ resistor is nominal.




20162895

FIGURE 6. External 3D Effect Capacitors

$$f_{3DL(-3dB)} = 1 / 2\pi * 20k\Omega * C_{3DL}$$
 (1)

$$f_{3DR(-3dB)} = 1 / 2\pi * 20k\Omega * C_{3DR}$$
 (2)

Optional resistors $\rm R_{3DL}$ and $\rm R_{3DR}$ can also be added (Figure 7) to affect the -3dB frequency and 3D magnitude.



20162894

FIGURE 7. External RC Network with Optional ${
m R_{3DL}}$ and ${
m R_{3DR}}$ Resistors

$$f_{3DL(-3dB)} = 1 / 2\pi * (20k\Omega + R_{3DL}) * C_{3DL}$$
 (3)

$$f_{3DR(-3dB)} = 1 / 2\pi * 20k\Omega + R_{3DR}) * C_{3DR}$$
 (4)

 Δ AV (change in AC gain) = 1 / 1 + M, where M represents some ratio of the nominal internal resistor, 20k Ω (see example below).

$$f_{3dB}(3D) = 1 / 2\pi (1 + M)(20k\Omega * C_{3D})$$
 (5)

$$C_{Equivalent} (new) = C_{3D} / 1 + M$$
 (6)

TABLE 6. Pole Locations

R_{3D} (k Ω) (optional)	C _{3D} (nF)	М	ΔAV (dB)	f-3dB (3D) (Hz)	Value of C _{3D} to keep same pole location (nF)	new Pole Location (Hz)
0	68	0	0	117		
1	68	0.05	-0.4	111	64.8	117
5	68	0.25	-1.9	94	54.4	117
10	68	0.50	-3.5	78	45.3	117
20	68	1.00	-6.0	59	34.0	117

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 8Ω LOAD

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by an 8Ω load from 158.3mW to 156.4mW. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

BRIDGE CONFIGURATION EXPLANATION

The LM4946 drives a load, such as a speaker, connected between outputs, MONO+ and MONO-.

This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between MONO- and MONO+ and driven differentially (commonly referred to as "bridge mode"). This results in a differential or BTL gain of:

$$A_{VD} = 2(R_f / R_i) = 2$$
 (7)

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing MONO- and MONO+ outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM4946 has a pair of bridged-tied amplifiers driving a handsfree speaker, MONO. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation (8), assuming a 5V power

supply and an 8Ω load, the maximum MONO power dissipation is 634mW.

$$P_{DMAX-SPKROUT} = 4(V_{DD})^2 I (2\pi^2 R_L)$$
: Bridge Mode (8)

The LM4946 also has a pair of single-ended amplifiers driving stereo headphones, R_{OUT} and $L_{OUT}.$ The maximum internal power dissipation for R_{OUT} and L_{OUT} is given by equation (9) and (10). From Equations (9) and (10), assuming a 5V power supply and a 32Ω load, the maximum power dissipation for L_{OUT} and R_{OUT} is 40mW, or 80mW total.

$$P_{DMAX-LOUT} = (V_{DD})^2 / (2\pi^2 R_L)$$
: Single-ended Mode (9)

$$P_{DMAX-ROUT} = (V_{DD})^2 / (2\pi^2 R_L)$$
: Single-ended Mode (10)

The maximum internal power dissipation of the LM4946 occurs when all three amplifiers pairs are simultaneously on; and is given by Equation (11).

$$P_{DMAX-TOTAL} =$$

$$P_{DMAX-SPKROUT} + P_{DMAX-LOUT} + P_{DMAX-ROUT}$$
 (11)

The maximum power dissipation point given by Equation (11) must not exceed the power dissipation given by Equation (12):

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$$
 (12)

The LM4946's $T_{JMAX}=150^{\circ}C$. In the SQ package, the LM4946's θ_{JA} is 46°C/W. At any given ambient temperature T_A , use Equation (12) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (12) and substituting $P_{DMAX-TOTAL}$ for P_{DMAX} ' results in Equation (13). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4946's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$
 (13)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum mono power dissipation without exceeding the maximum junction temperature is approximately 121°C for the SQ package.

$$T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_{A}$$
 (14)

Equation (14) gives the maximum junction temperature T_{JMAX} . If the result violates the LM4946's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (11) is greater than that of Equation (12), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to

the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of $\theta_{JC},\,\theta_{CS},$ and $\theta_{SA}.\,(\theta_{JC}$ is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance). Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 1µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitor and a parallel 0.1µF ceramic capacitor connected between the LM4946's supply pin and ground. Keep the length of leads and traces that connect capacitors between the LM4946's power supply pin and ground as short as possible.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in Figures 1 & 2). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz.

Applications using speakers with this limited frequency response reap little improvement by using large input capacitor. The internal input resistor (R_i), minimum $10k\Omega$, and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation (15).


$$f_c = 1 / (2\pi R_i C_i)$$
 (15)


As an example when using a speaker with a low frequency limit of 150Hz, C_i , using Equation (15) is $0.106\mu F$. The $0.22\mu F$ C_i shown in *Figure 1* allows the LM4946 to drive high efficiency, full range speaker whose response extends below 40Hz

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of $C_{\rm B}$, the capacitor connected to the BYPASS pin. Since $C_{\rm B}$ determines how fast the LM4946 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4946's outputs ramp to their quiescent DC voltage (nominally $V_{\rm DD}/2$), the smaller the turn-on pop. Choosing $C_{\rm B}$ equal to 2.2µF along with a small value of $C_{\rm i}$ (in the range of 0.1µF to 0.33µF), produces a click-less and pop-less shutdown function. As discussed above, choosing $C_{\rm i}$ no larger than necessary for the desired bandwidth helps minimize clicks and pops. $C_{\rm B}$'s value should be in the range of 7 to 10 times the value of $C_{\rm i}$. This ensures that output transients are eliminated when power is first applied or the LM4946 resumes operation after shutdown.


Demo Board Schematic Diagram





Revision History

Rev	Date	Description	
1.0	01/23/06	Initial release.	
1.1	03/05/07	Added the TMD25XXX package.	
1.2	03/13/07	Edited the 25-pin micro SMD connection diagram.	
1.3	04/24/07	Added the I2C/SPI (1.7V 2.2V) table.	
1.4	04/26/07	Added the numerical values for the X1, X2, and X3 in the Physical Dimension section.	
1.5	05/02/07	Text edits. Added the TM package.	
1.6	05/15/07	Added the TM board schematic and input some text edits.	
1.7	05/16/07	More text edits.	
1.8	06/06/07	Added Note 11 and more text edits.	
1.9	07/31/07	Edited the 5.0V EC table (MONO_IN Input Impedance and Rin/Lin Input Impedance).	



THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Fax: +49 (0) 180-530-85-86 Peutsch Tel: +49 (0) 69 9508 6208

Fax: +49 (0) 160-530-65-66 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560