



# 2.5V 16-Bit Bus Transceiver and Register with 3-State Outputs

#### **Product Features**

- PI74AVC+16646 is designed for low voltage operation,  $V_{CC} = 1.65 \text{V to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I<sub>OFF</sub> supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC (Dynamic DriveControl) circuit that reduces noise without degrading propagation delay.
- Industrial operation at –40°C to +85°C
- Available Packages:
  - -56-pin 240 mil wide plastic TSSOP (A)
  - -56-pin 173 mil wide plastic TVSOP (K)

### **Product Description**

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading speed.


The PI74AVC+16646 is a 16-bit bus transceiver and register designed for 1.65V to 3.6V V<sub>CC</sub> operation. It can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate Clock (CLKAB or CLKBA) input. Four fundamental busmanagement functions can be performed.

Output Enable  $(\overline{OE})$  and Direction Control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The Select Control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. Circuitry used for Select Control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is LOW. In the isolation mode ( $\overline{OE}$  HIGH), A data may be stored in one register and/ or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### Logic Block Diagrams





### **Pin Configuration**

1DIR [ 1CLKAB [ 1SAB [ 1SAB [ GND [ 1A1 [ 1A2 [ Vcc [ 1A3 [ 1A4 [ 1A5 [ GND [ 1A6 [ 1A7 [ 1A8 [ 2A1 [ 2A2 [ 2A3 [ GND [ 2A4 [ 2A5 [	3 4 5 6 7 8 9 10 11 12 13 56-Pin A,K 15 16 17 18 19	56  10E  55  1CLKBA  54  1SBA  53  GND  52  1B1  51  1B2  50  Vcc  49  1B3  48  1B4  47  1B5  46  GND  45  1B6  44  1B7  43  1B8  42  2B1  41  2B2  40  2B3  39  GND  38  2B4  37  2B5
1A5	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	47   1B5 46   GND 45   1B6 44   1B7 43   1B8 42   2B1 41   2B2 40   2B3 39   GND 38   2B4

# **Product Pin Description**

Pin Name	Description
x <del>OE</del>	Output Enable Inputs (Active LOW)
xDIR	Direction Control
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Select Control Inputs
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
GND	Ground
$V_{CC}$	Power

#### **Truth Table**

			Inp	Data I/O				
Function	хŌЕ	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx
Store A, B Unspecified <sup>(1)</sup> Store B, A Unspecified <sup>(1)</sup>	X X	X X	↑ X	X ↑	X X	X X	Input Unspecified <sup>(1)</sup>	Unspecified <sup>(1)</sup> Input
Isolation, Hold Storage	H	X	H or L	H or L	X	X	Input Disable	Input Disable
Store A and B Data	H	X		↑	X	X	Input	Input
Real Time A Data to B Bus	L	H	X	X	L	X	Input	Output
Stored A Data to B Bus	L	H	H or L	X	H	X	Input	Output
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H	Output	Input


#### **Notes:**


1. The data output functions may be enabled or disabled by various signals at the  $x\overline{OE}$  or xDIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.


2


- 2. H = High Voltage Level
  - X = Don't Care
  - L=Low Voltage Level
  - ↑=LOW-to-HIGH transition













#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V <sub>CC</sub>	-0.5V to +4.6V
Input voltage range, V <sub>I</sub>	
Voltage range applied to any output in the	
high-impedance or power-off state, V <sub>O</sub> <sup>(1)</sup>	-0.5V to +4.6V
Voltage range applied to any output in the	
high or low state, V <sub>O</sub> <sup>(1,2)</sup>	$-0.5$ V to V <sub>CC</sub> $+0.5$ V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> <0)	50mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> <0)	50mA
Continuous output current, IO	±50mA
Continuous current through each V <sub>CC</sub> or GND	±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$ : package A	64°C/W
package K	48°C/W
Storage Temperature range, T <sub>Stg</sub>	65°C to 150°C

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### **Recommended Operating Conditions**<sup>(1)</sup>

		Min.	Max.	Units
N/ Complex V-16-	Operating	1.65	3.6	
V <sub>CC</sub> Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V <sub>CC</sub>		
V <sub>IH</sub> High-level Input Voltage	$V_{CC} = 1.65 V \text{ to } 1.95 V$	0.65 x V <sub>CC</sub>		
	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
	$V_{CC} = 3V \text{ to } 3.6V$	2		
	$V_{CC} = 1.2V$		Gnd	V
$V_{ m IL}$ Low-level Input Voltage	$V_{CC} = 1.65V \text{ to } 1.95V$		0.35 x V <sub>CC</sub>	
	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7	
	$V_{CC} = 3V \text{ to } 3.6V$		0.8	
V <sub>I</sub> Input Voltage		0	3.6	
V. Output Valtage	Active State	0	V <sub>CC</sub>	
V <sub>O</sub> Output Voltage	3-State	0	3.6	
	$V_{CC} = 1.65V \text{ to } 1.95V$		- 6	
I <sub>OH</sub> High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12	
	$V_{CC} = 3V \text{ to } 3.6V$		- 24	4
	$V_{CC} = 1.65V \text{ to } 1.95V$		6	mA
I <sub>OL</sub> Low-level output current	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$		12	
	$V_{CC} = 3V \text{ to } 3.6V$		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T <sub>A</sub> Operating free-air temperature	,	-40	85	°C

#### Notes

1. All unused inputs must be held at V<sub>CC</sub> or GND to ensure proper device operation.



# DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}$ )

]	Parameters	Test Conditions <sup>(1)</sup>	V <sub>CC</sub>	M in.	Max.	Units		
		$I_{OH} = -100 \mu A$	1.65V to 3.6V	V <sub>CC</sub> -0.2V				
		$I_{OH} = -6mA$ $V_{IH} = 1.07$	V 1.65V	1.2				
	$V_{\mathrm{OH}}$	$I_{OH} = -12 \text{mA}$ $V_{IH} = 1.7$	V 2.3V	1.75				
		$I_{OH} = -24$ mA $V_{IH} = 2V$	3V	2.0				
						V		
		$I_{OL} = 100 \mu A$	1.65V to 3.6V		0.2			
	<b>V</b>	$I_{OL} = 6$ mA $V_{IH} = 0.57$	V 1.65V		0.45			
	$V_{ m OL}$	$I_{OL} = 12\text{mA} \qquad V_{IH} = 0.7$	V 2.3V		0.55			
		$I_{\rm OL} = 24$ mA $V_{\rm IH} = 0.8$ V	7 3V		0.8			
I <sub>I</sub>	Control Inputs	$V_{I} = V_{CC}$ or GND	3.6V		±2.5			
	I <sub>OFF</sub>	$V_{\rm I}$ or $V_{\rm O} = 3.6 V$	0		±10			
	$I_{OZ}$	$V_{I} = V_{CC}$ or GND	3.6V		±10	μΑ		
	$I_{CC}$	$V_{O} = V_{CC}$ or GND $I_{O} =$	0 3.6V		40			
	Control Inputs		2.5V		4			
C-	Control inputs	$V_{\tau} = V_{\sigma,\sigma}$ or CND	3.3V		4			
CI	C <sub>I</sub> Data Inputs	$V_{\rm I} = V_{\rm CC}$ or GND			6	nF		
			3.3V		6	pF		
Co	Outputs	$V_{\alpha} = V_{\alpha\alpha}$ or CMD	2.5V		8			
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3V		8			

**Note:** Typical values are measured at  $T_A = 25$ °C.



### **Timing Requirements**

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	$V_{CC} = 1.2V$		$V_{CC} = 1.2V$ $V_{CC} = 1.5$ $\pm 0.1V$		$V_{CC} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>clock</sub> Clock Frequency						150		250		350	MHz
t <sub>w</sub> Pulse duration, CLKAB or CLKBA high or low					3.0		2.0		1.4		
t <sub>su</sub> Setup time, A before CLKAB↑, or B before CLKBA↑					1.9		0.9		0.8		ns
t <sub>h</sub> Hold time, A after CLKAB↑, or B after CLKBA↑					0.8		0.5		0.6		

## **Switching Characteristics**

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

Parameters	From						To	V <sub>CC</sub> =	= 1.2V		= 1.5V .1V	V <sub>CC</sub> = ±0.			= 2.5V .2V		= 3.3V .3V	Units
	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.						
$f_{max}$							150		250		350		MHz					
	A or B	B or A					1.5	3.5	1.2	2.5	0.9	2.0						
t <sub>pd</sub>	CLKAB or CLKBA	A or B					1.9	4.2	1.3	2.8	1.0	2.5						
	SAB or SBA		A or B					1.9	3.8	1.8	3.0	1.5	2.5	ns				
t <sub>en</sub>	- <del>O</del> E						1.9	4.5	1.4	3.5	1.0	3.0	TI.					
t <sub>dis</sub>							1.9	4.0	1.4	3.5	1.0	3.0						
t <sub>en</sub>	DIR						1.9	4.5	1.4	3.5	1.0	3.0						
t <sub>dis</sub>	DIK						1.9	4.0	1.4	3.0	1.0	3.0						


# Operating Characteristics $T_A = 25$ °C

Para	Parameters		$V_{CC} = 1.8V$ $\pm 0.15V$	$V_{\text{CC}} = 2.5V$ $\pm 0.2V$	$V_{CC} = 3.3V$ $\pm 0.3V$	Units
			Typical	Typical	oical Typical	
Cpd Power	Outputs Enabled	$C_{L} = 0 pF,$	23	25	30	"P
Dissipation Capacitance	Outputs Disabled	f = 10  MHz	5	6	10	рF


6




# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.2V AND 1.5V ± 0.1V




# Test S1 tpd Open tpLZ/tpZL 2 x V<sub>CC</sub> tpHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

#### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.0 \text{ns}$ ,  $t_F \le 2.0 \text{ns}$ .


7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$









Voltage Waveforms Setup and Hold Times



## Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

#### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.0 \text{ns}$ ,  $t_F \le 2.0 \text{ns}$ .

8


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




# Test S1 tpd Open tpLZ/tpZL 2 x V<sub>CC</sub> tpHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



# Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

#### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.0 \text{ns}$ ,  $t_F \le 2.0 \text{ns}$ .

9


- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>
- F. tpzL and tpzH are the same as ten
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




# Test S1 tpd Open tpLZ/tpZL 2 x V<sub>CC</sub> tpHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



# Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times


Figure 4. Load Circuit and Voltage Waveforms

#### Notes:


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50\Omega$ ,  $t_R \leq$  2.0ns,  $t_F \leq$  2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis
- F. tpzL and tpzH are the same as ten
- G. tplH and tpHL are the same as tpd



#### **56-Pin TSSOP**



#### 56-Pin TVSOP



#### **Pericom Semiconductor Corporation**

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com