

Fast CMOS 16-Bit Buffer/Line Drivers

Product Features

Common Features

- PI74FCT16244T, PI74FCT162244T and PI74FCT162H244T are high-speed, low-power devices with high-current drive $V_{CC}=5V\pm10\%$
- Hysteresis on all inputs
- Packages available:
 - 48-pin 240 mil wide plastic TSSOP (A)
 - 48-pin 300 mil wide plastic SSOP (V)
 - 48-pin 173 mil wide plastic TVSOP (K)
- Device models available upon request

PI74FCT16244T Features

- High output drive: $I_{OH} = -32mA$; $I_{OL} = 64mA$
- Power off disable outputs permit "live insertion"
- Typical V_{OLP} (Output Ground Bounce) $< 1.0V$ at $V_{CC} = 5V$, $T_A = 25^\circ C$

PI74FCT162244T Features

- Balanced output drivers: $\pm 24mA$
- Reduced system switching noise
- Typical V_{OLP} (Output Ground Bounce) $< 0.6V$ at $V_{CC} = 5V$, $T_A = 25^\circ C$

PI74FCT162H244T Features

- Bus Hold retains last active bus state during 3-State
- Eliminates the need for external pull-up resistors

Product Description

Pericom Semiconductor's PI74FCT series of logic circuits are produced using the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


PI74FCT16244T, PI74FCT162244T, and PI74FCT162H244T are non-inverting 16-bit buffer/line drivers designed for applications driving high capacitance loads and low impedance backplanes. These high-speed, low power devices offer bus/backplane interface capability and a flow-through organization for ease of board layout. These devices are designed with three-state controls to operate in a Quad-Nibble, Dual-Byte, or a single 16-bit word mode.

The PI74FCT16244T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74FCT162244T has $\pm 24mA$ balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The PI74FCT162H244T has "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

Logic Block Diagram



Product Pin Description

Pin Name	Description
xOE	3-State Output Enable Inputs (Active LOW)
xAx	Inputs ⁽¹⁾
xYx	3-State Outputs
GND	Ground
VCC	Power

Note:

- For the PI74FCT162H244T, these pins have "Bus Hold." All other pins are standard, outputs, or I/Os.


Truth Table

Inputs ⁽¹⁾		Outputs ⁽¹⁾
xOE	xAx	xYx
L	L	L
L	H	H
H	X	Z

Note:

- H = High Voltage Level, X = Don't Care,
L = Low Voltage Level, Z = High Impedance

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied.....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ...	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ±10%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	Standard Input, V _{CC} = Max.	V _{IN} = V _{CC}			1	µA
I _{IH}	Input HIGH Current	Standard I/O, V _{CC} = Max.	V _{IN} = V _{CC}			1	µA
I _{IH}	Input HIGH Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	µA
I _{IH}	Input HIGH Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	µA
I _{IL}	Input LOW Current	Standard Input , V _{CC} = Min.	V _{IN} = GND			-1	µA
I _{IL}	Input LOW Current	Standard I/O, V _{CC} = Min.	V _{IN} = GND			-1	µA
I _{IL}	Input LOW Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	µA
I _{IL}	Input LOW Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	µA
I _{BHH}	Bus Hold	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = 2.0V	-50			µA
I _{BHL}	Sustain Current		V _{IN} = 0.8V	+50			
I _{OZH} ⁽⁵⁾	High Impedance	V _{CC} = Max.	V _{OUT} = 2.7V			1	µA
I _{OZL} ⁽⁵⁾	Output Current	V _{CC} = Max.	V _{OUT} = 0.5V			-1	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA				-0.7	-1.2
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		-80	-140	-200	mA
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5V		-50		-180	mA
V _H	Input Hysteresis				100		mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.

PI74FCT16244T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾			Min.	Typ. ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -3.0mA	2.5	3.5			V
			IOH = -15.0mA	2.4	3.5			
			IOH = -32.0mA	2.0	3.0			
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 64mA		0.2	0.55		V
IOFF	Power Down Disable	VCC = 0V, VIN or VOUT - 4.5V		—	—	±100	μA	

PI74FCT162244T/162H244T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -24.0mA	2.4	3.3		V
VOL	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	IOL = 24mA		0.3	0.55	V
IODL	Output LOW Current	VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V ⁽³⁾		60	115	150	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH OR VIL, VOUT = 1.5V ⁽³⁾		-60	-115	-150	mA

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
Icc	Quiescent Power Supply Current	Vcc = Max.	Vin = GND or Vcc		0.1	500	µA
ΔIcc	Supply Current per Input @ TTL HIGH	Vcc = Max.	Vin = 3.4V ⁽³⁾		0.5	1.5	mA
ICCD	Supply Current per Input per MHz ⁽⁴⁾	Vcc = Max., Outputs Open xOE = GND One Bit Toggling 50% Duty Cycle	Vin = Vcc Vin = GND		60	100	µA/MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle xOE = GND	Vin = Vcc Vin = GND		0.6	1.5 ⁽⁵⁾	mA
		One Bit Toggling	Vin = 3.4V Vin = GND		0.9	2.3 ⁽⁵⁾	
		Vcc = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle xOE = GND	Vin = Vcc Vin = GND		2.4	4.5 ⁽⁵⁾	
		16 Bits Toggling	Vin = 3.4V Vin = GND		6.4	16.5 ⁽⁵⁾	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (Vin = 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$Ic = Icc + \Delta Icc D_{HNT} + ICCD (f_{CP}/2 + f_i N_i)$$

Icc = Quiescent Current

ΔIcc = Power Supply Current for a TTL High Input (Vin = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

PI74FCT16244T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	16244T		16244AT		16244CT		16244DT		16244ET		Units	
			Com.		Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay ⁽²⁾ xAx to xYx	CL = 50 pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	1.5	3.8	1.5	3.2	ns	
tpZH tpZL	Output Enable Time xOE to xAx or xYx		1.5	8.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns	
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOE to xAx or xYx		1.5	7.0	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns	
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns	

PI74FCT162244T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	162244T		162244AT		162244CT		162244DT		162244ET		Units	
			Com.		Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay ⁽²⁾ xAx to xYx	CL = 50 pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	1.5	3.8	1.5	3.2	ns	
tpZH tpZL	Output Enable Time xOE to xAx or xYx		1.5	8.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns	
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOE to xAx or xYx		1.5	7.0	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns	
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns	

PI74FCT162H244T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	162H244T		162H244AT		162H244CT		162H244DT		162H244ET		Units	
			Com.		Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay ⁽²⁾ xAx to xYx	CL = 50 pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	1.5	3.8	1.5	3.2	ns	
tpZH tpZL	Output Enable Time xOE to xAx or xYx		1.5	8.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns	
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOE to xAx or xYx		1.5	7.0	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns	
tsk(o)	Output Skew ⁽⁴⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.