

July 1997 Revised November 2000

74VCX16839

Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the $\overline{\text{OE}}$ pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules.

The 74VCX16839 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC100 and PC133 DIMM module specifications
- \blacksquare 1.65V–3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (CLK to O_n)

3.2 ns max for 3.0V to 3.6V $\rm V_{\rm CC}$

4.4 ns max for 2.3V to 2.7V $V_{\rm CC}$

8.8 ns max for 1.65V to 1.95V $V_{\rm CC}$

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})

±24 mA @ 3.0V V_{CC}

±18 mA @ 2.3V V_{CC}

±6 mA @ 1.65V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V


Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions			
74VCX16839MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌE	Output Enable Input (Active LOW)
I ₀ -I ₁₉	Inputs
I ₀ –I ₁₉ O ₀ –O ₁₉	Outputs
CLK	Clock Input
REGE	Register Enable Input

© 2000 Fairchild Semiconductor Corporation

DS500105

Connection Diagram



Truth Table


	Inputs					
CLK	REGE	I _n	OE	O _n		
1	Н	Н	L	Н		
\uparrow	Н	L	L	L		
Х	L	Н	L	Н		
Х	L	L	L	L		
Х	Χ	Х	Н	Z		

H = Logic HIGH

Functional Description

The 74VCX16839 consists of twenty selectable non-inverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from In to On on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the I_n to the O_n outputs. All outputs can be 3-stated by holding the $\overline{\text{OE}}$ pin at a logic HIGH.

Logic Diagram



L = Logic LOW X = Don't Care, but not floating

Z = High Impedance

↑ = LOW-to-HIGH Clock Transition

Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V_{CC})} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \mbox{DC Input Voltage (V_I)} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \end{array}$

Output Voltage (V_O)

Outputs 3-STATE -0.5V to +4.6V Outputs Active (Note 3) -0.5V to V_{CC} +0.5V DC Input Diode Current (I_{IK}) V_I < 0V -50 mA

DC Output Diode Current (I_{OK}) $V_O < 0V$

 V_{O} < 0V -50 mA V_{O} > V_{CC} +50 mA

DC Output Source/Sink Current

 $\begin{array}{ll} (I_{OH}/I_{OL}) & \pm 50 \text{ mA} \\ \\ \text{DC V}_{CC} \text{ or GND Current per} \end{array}$

Supply Pin (I_{CC} or GND) ±100 mA

Storage Temperature Range (T $_{STG})$ $-65^{\circ}C$ to +150 $^{\circ}C$

Recommended Operating Conditions (Note 4)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to +3.6V

Output Voltage (VO)

Output in Active States OV to V_{CC} Output in "OFF" State OV to 3.6V

Output Current in I_{OH}/I_{OL}

 $\begin{array}{lll} \mbox{V}_{CC} = 3.0 \mbox{V to } 3.6 \mbox{V} & \pm 24 \mbox{ mA} \\ \mbox{V}_{CC} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 18 \mbox{ mA} \\ \mbox{V}_{CC} = 1.65 \mbox{V to } 2.3 \mbox{V} & \pm 6 \mbox{ mA} \\ \end{array}$

 $V_{CC} = 1.65V$ to 2.3V ± 6 mA Free Air Operating Temperature (T_A) -40° C to +85°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{\mbox{\footnotesize CC}} \leq$ 3.6V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 – 3.6	V _{CC} - 0.2		
		I _{OH} = -12 mA	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		l v
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 – 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
loz	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.7 – 3.6		140	
		$V_I = V_{IH}$ or V_{IL}	2.7 - 3.6		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	07.00		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7 – 3.6	±20	±20	μΑ
Δl _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} -0.6V	2.7 – 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.3 – 2.7	V _{CC} - 0.2		
		I _{OH} = -6 mA	2.3	2.0		V
		I _{OH} = -12 mA	2.3	1.8		V
		I _{OH} = -18 mA	2.3	1.7		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 – 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
I	Input Leakage Current	$0V \le V_1 \le 3.6V$	2.3 – 2.7		±5.0	μА
I _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.3 – 2.7		±10	
		$V_I = V_{IH}$ or V_{IL}	2.3 – 2.1		±10	μΑ
I _{OFF}	Power-OFF Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 2.7		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.3 - 2.1		±20	μΑ

Note 6: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq $V_{\mbox{\footnotesize CC}} <$ 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.4	1.4	V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	v
I	Input Leakage Current	0V ≤ V _I ≤ 3.6V	1.65 - 2.3		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	1.65 - 2.3		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.03 - 2.3		±10	μΛ
I _{OFF}	Power-OFF Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	1.03 - 2.3		±20	μΛ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics VCX16839 (Note 8)

	Parameter		$T_A = -40$ °C to $+85$ °C, $C_L = 30$ pF, $R_L = 500\Omega$					
Symbol		V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$		$\rm V_{CC}=2.5V\pm0.2V$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL}	Propagation Delay I_n to O_n (REGE = 0)	0.8	2.5	1.0	3.5	1.5	7.0	ns
t _{PHL} t _{PLH}	Propagation Delay CLK to O _n (REGE = 1)	0.8	3.2	1.0	4.4	1.5	8.8	ns
t _{PHL} , t _{PLH}	Propagation Delay REGE to O _n	0.8	4.0	1.0	5.0	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.8	1.0	4.9	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.7	1.0	4.2	1.5	7.6	ns
t _S	Setup Time	1.0		1.0		2.5		ns
t _H	Hold Time	0.7		0.7		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 9)		0.5		0.5		0.75	ns

Note 8: For $C_L = 50 \, {}_P F$, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Extended AC Electrical Characteristics (Note 10)

		$T_A = -0^{\circ}C$ to $+85^{\circ}C$, $R_L =$	Units	
Symbol	Parameter	C _L =		
		Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay I _n to O _n (REGE = 0)	1.0	2.8	ns
t _{PHL} , t _{PLH}	Propagation Delay CLK to O _n (REGE = 1)	1.4	3.5	ns
t _{PHL} , t _{PLH}	Propagation Delay REGE to O _n	1.0	4.3	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.0	4.1	ns
t_{PLZ},t_{PHZ}	Output Disable Time	1.0	4.0	ns
t _S	Setup Time	1.0		ns
t _H	Hold Time	0.7		ns

Note 10: This parameter is guaranteed by characterization but not tested.


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C	Units
C _{IN}	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_{I} = 0V$ or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V		

AC Loading and Waveforms t_{PLH} , t_{PHL} 500Ω TEST C $t_{\mathsf{PZH}},\,t_{\mathsf{PHZ}}$ SIGNAL 2 t_{PZL} , t_{PLZ} 500Ω SWITCH TEST Open t_{PLH}, t_{PHL} 6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$; 1.8V \pm 0.15V t_{PZL}, t_{PLZ} $t_{PZH},\,t_{PHZ}$ FIGURE 1. AC Test Circuit DATA OUTPUT CONTROL t_{PZH} t_{PHZ} DATA DATA FIGURE 3. 3-STATE Output High Enable and FIGURE 2. Waveform for Inverting and **Disable Times for Low Voltage Logic Non-Inverting Functions** - v_{cc} CONTROL GND t_{PZL}] DATA OUT FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic DATA CONTROL IN CONTROL v_{cc} INPUT GND CLOCK ^tPHL_ OR Vmi OUTPUT FIGURE 5. Propagation Delay, Pulse Width and **Recovery Time for Low Voltage Logic** t_{rec} Waveforms ν_{cc} Symbol $3.3V \pm 0.3V$ $2.5V \pm 0.2V$ $1.8V \pm 0.15V$ V_{mi} 1.5V V_{CC}/2 V_{CC}/2 \overline{V}_{mo} 1.5V V_{CC}/2 V_{CC}/2 V_{OL} +0.3V V_{OL} +0.15V V_{OL} +0.15V ٧x V_{OH} -0.15V V_{OH} –0.15V V_{OH} -0.3V



Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com