

May 2002 Revised May 2002

74LVT322245 • 74LVTH322245

Low Voltage 32-Bit Transceiver with 3-STATE Outputs and 25 $\!\Omega$ Series Resistors in A Port Outputs

General Description

The LVT322245 and LVTH322245 contain thirty-two non-inverting bidirectional buffers with 3-STATE outputs and are intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 32-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The LVT322245 and LVTH322245 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states on the A Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH322245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs

These non-inverting transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT322245 and LVTH322245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH322245)
- Also available without bushold feature (74LVT322245)
- Live insertion/extraction permitted
- Power Up/Power Down high impedance provides glitch-free bus loading
- A Port outputs include equivalent series resistance of 25Ω making external termination resistors unnecessary and reducing overshoot and undershoot
- A Port outputs source/sink ±12 mA
 B Port outputs source/sink -32 mA/+64 mA
- ESD performance:

Human-body model > 2000V Machine model > 200V

Charged-device model > 1000V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


Ordering Code:

| Order Number | Package Number | Package Description |
|------------------------------------|-------------------------|---|
| 74LVT322245G (Note 1) (Note 2) | BGA96A (Preliminary) | 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide |
| 74LVTH322245G (Note 1) (Note 2) | BGA96A | 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide |

Note 1: Ordering code "G" indicates TRAYS.

Note 2: Devices also available in TAPE and REEL. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



© 2002 Fairchild Semiconductor Corporation

DS500408

Connection Diagram



(Top Thru View)

FBGA Pin Descriptions

| Pin Names | Description |
|--|----------------------------------|
| OE _n T/R _n | Output Enable Input (Active LOW) |
| T/R _n | Transmit/Receive Input |
| A ₀ –A ₃₁ B ₀ –B ₃₁ | Side A Inputs/3-STATE Outputs |
| B ₀ -B ₃₁ | Side B Inputs/3-STATE Outputs |

Pin Assignments for FBGA

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----------------|------------------|------------------|-----------------|-----------------|
| Α | B ₁ | B ₀ | T/R ₁ | OE ₁ | A ₀ | A ₁ |
| В | B ₃ | B ₂ | GND | GND | A ₂ | A ₃ |
| С | B ₅ | B ₄ | V _{CC1} | V _{CC1} | A ₄ | A ₅ |
| D | B ₇ | B ₆ | GND | GND | A ₆ | A ₇ |
| E | B ₉ | B ₈ | GND | GND | A ₈ | A ₉ |
| F | B ₁₁ | B ₁₀ | V _{CC1} | V _{CC1} | A ₁₀ | A ₁₁ |
| G | B ₁₃ | B ₁₂ | GND | GND | A ₁₂ | A ₁₃ |
| Н | B ₁₄ | B ₁₅ | T/R ₂ | OE ₂ | A ₁₅ | A ₁₄ |
| J | B ₁₇ | B ₁₆ | T/R ₃ | OE ₃ | A ₁₆ | A ₁₇ |
| K | B ₁₉ | B ₁₈ | GND | GND | A ₁₈ | A ₁₉ |
| L | B ₂₁ | B ₂₀ | V_{CC2} | V_{CC2} | A ₂₀ | A ₂₁ |
| M | B ₂₃ | B ₂₂ | GND | GND | A ₂₂ | A ₂₃ |
| N | B ₂₅ | B ₂₄ | GND | GND | A ₂₄ | A ₂₅ |
| Р | B ₂₇ | B ₂₆ | V_{CC2} | V_{CC2} | A ₂₆ | A ₂₇ |
| R | B ₂₉ | B ₂₈ | GND | GND | A ₂₈ | A ₂₉ |
| Т | B ₃₀ | B ₃₁ | T/R ₄ | ŌE ₄ | A ₃₁ | A ₃₀ |

Truth Tables

| Inp | uts | Outputs |
|-----------------|------------------|---|
| OE ₁ | T/R ₁ | Outputs |
| L | L | Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇ |
| L | Н | Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇ |
| Н | Х | HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇ |

| Inp | uts | Outmate |
|-----------------|------------------|---|
| OE ₂ | T/R ₂ | Outputs |
| L | L | Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅ |
| L | Н | Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅ |
| Н | Х | HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅ |

H = HIGH Voltage Level

| Inp | uts | Outnute |
|-----------------|------------------|---|
| OE ₃ | T/R ₃ | Outputs |
| L | L | Bus B ₁₆ –B ₂₃ Data to Bus A ₁₆ –A ₂₃ |
| L | Н | Bus A ₁₆ –A ₂₃ Data to Bus B ₁₆ –B ₂₃ |
| Н | Х | HIGH-Z State on A ₁₆ -A ₂₃ , B ₁₆ -B ₂₃ |

| | Inp | outs | Outpute | | | | |
|---|-----------------|------------------|---|--|--|--|--|
| | OE ₄ | T/R ₄ | Outputs | | | | |
| | L | L | Bus B ₂₄ –B ₃₁ Data to Bus A ₂₄ –A ₃₁ | | | | |
| | L | Н | Bus A ₂₄ –A ₃₁ Data to Bus B ₂₄ –B ₃₁ | | | | |
| Г | Н | Х | HIGH-Z State on A ₂₄ –A ₃₁ , B ₂₄ –B ₃₁ | | | | |


L = LOW Voltage Level


X = Immaterial Z = High Impedance


Functional Description


The LVT322245 and LVTH322245 contain thirty-two non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain 16-bit or full 32-bit operation.


Logic Diagrams











 V_{CC1} is associated with Bytes 1 and 2.

 $\rm V_{\rm CC2}$ is associated with Bytes 3 and 4.

Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

| Symbol | Parameter | Value | Conditions | Units |
|------------------|----------------------------------|--------------|---|----------|
| V _{CC} | Supply Voltage | -0.5 to +4.6 | | V |
| VI | DC Input Voltage | -0.5 to +7.0 | | V |
| Vo | Output Voltage | -0.5 to +7.0 | Output in 3-STATE | V |
| | | -0.5 to +7.0 | Output in HIGH or LOW State (Note 4) | |
| I _{IK} | DC Input Diode Current | -50 | V _I < GND | mA |
| I _{OK} | DC Output Diode Current | -50 | V _O < GND | mA |
| Io | DC Output Current | 64 | V _O > V _{CC} Output at HIGH State | mA |
| | | 128 | V _O > V _{CC} Output at LOW State | IIIA |
| I _{CC} | DC Supply Current per Supply Pin | ±64 | | mA |
| I _{GND} | DC Ground Current per Ground Pin | ±128 | | mA |
| T _{STG} | Storage Temperature | -65 to +150 | | °C |

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units | | |
|-----------------|--|--------|-----|-------|------|--|
| V _{CC} | Supply Voltage | | 2.7 | 3.6 | V | |
| VI | Input Voltage | | 0 | 5.5 | V | |
| I _{OH} | HIGH Level Output Current | B Port | | -32 | mA | |
| | | A Port | | -12 | IIIA | |
| l _{OL} | LOW Level Output Current | B Port | | 64 | mA | |
| | | A Port | | 12 | IIIA | |
| T _A | Free Air Operating Temperature | | -40 | +85 | °C | |
| Δt/ΔV | Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V | | 0 | 10 | ns/V | |

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

| Symbol | Parameter | | V _{CC} | V_{CC} $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | |
|----------------------|---------------------------|--------------|-----------------|--|------|--------|---------------------------------------|--|
| Syllibol | Falali | ietei | (V) | Min | Max | Ullits | Conditions | |
| V _{IK} | Input Clamp Diode Voltage | | 2.7 | | -1.2 | V | $I_I = -18 \text{ mA}$ | |
| V _{IH} | Input HIGH Voltage | | 2.7-3.6 | 2.0 | | V | V _O ≤ 0.1V or | |
| V _{IL} | Input LOW Voltage | | 2.7-3.6 | | 0.8 | V | $V_O \ge V_{CC} - 0.1V$ | |
| V _{OH} | Output HIGH Voltage | A Port | 3.0 | 2.0 | | V | I _{OH} = -12 mA | |
| | | A POIL | 2.7-3.6 | V _{CC} - 0.2 | | V | $I_{OH} = -100 \mu A$ | |
| | | B Port | 2.7 | 2.4 | | V | $I_{OH} = -8 \text{ mA}$ | |
| | | B Poit | 3.0 | 2.0 | | · V | I _{OH} = -32 mA | |
| V _{OL} | Output LOW Voltage | A Port | 3.0 | | 0.8 | V | I _{OL} = 12 mA | |
| | | AFOIL | 2.7 | | 0.2 | V | $I_{OL} = 100 \mu A$ | |
| | | | 2.7 | | 0.5 | ٧ | I _{OL} = 24 mA | |
| | | B Port | 3.0 | | 0.4 | | I _{OL} = 16 mA | |
| | | Broit | 3.0 | | 0.5 | | I _{OL} = 32 mA | |
| | | | 3.0 | | 0.55 | | I _{OL} = 64 mA | |
| I _{I(HOLD)} | Bushold Input Minimum Dri | ve | 3.0 | 75 | | μА | $V_{I} = 0.8V$ | |
| (Note 5) | | | 3.0 | -75 | | | V _I = 2.0V | |
| I _{I(OD)} | Bushold Input Over-Drive | | 3.0 | 500 | | μА | (Note 6) | |
| (Note 5) | Current to Change State | | | -500 | | μΛ | (Note 7) | |
| l _l | Input Current | | 3.6 | | 10 | | V _I = 5.5V | |
| | | Control Pins | 3.6 | | ±1 | μА | $V_I = 0V$ or V_{CC} | |
| | | Data Pins | 3.6 | | -5 | μΛ | $V_I = 0V$ | |
| | | Data FIIIS | 3.0 | | 1 | | $V_I = V_{CC}$ | |
| I _{OFF} | Power Off Leakage Current | i i | 0 | | ±100 | μΑ | $0V \le V_I \text{ or } V_O \le 5.5V$ | |

DC Electrical Characteristics (Continued)

| Symbol | Parameter | | V _{CC} | T _A = -40°0 | C to +85°C | Units | Conditions |
|------------------------------|----------------------------------|--------------------------------------|-----------------|------------------------|------------|--------|--|
| Cynnbor | | | (V) | Min | Max | Oilita | Conditions |
| I _{PU/PD} | Power Up/Down | | 0-1.5V | | ±100 | μА | V _O = 0.5V to 3.0V |
| | 3-STATE Current | | 0-1.50 | | ±100 | μА | $V_I = GND$ to V_{CC} |
| I _{OZL} | 3-STATE Output Leakage Current | | 3.6 | | -5 | μΑ | V _O = 0.5V |
| I _{OZL} (Note 5) | 3-STATE Output Leakage Current | | 3.6 | | - 5 | μА | V _O = 0.0V |
| I _{OZH} | 3-STATE Output Leakage Current | | 3.6 | | 5 | μΑ | V _O = 3.0V |
| I _{OZH} (Note 5) | 3-STATE Output Leakage Current | | 3.6 | | 5 | μА | V _O = 3.6V |
| I _{OZH} + | 3-STATE Output Leakage Current | | 3.6 | | 10 | μΑ | $V_{CC} < V_O \le 5.5V$ |
| I _{CCH} | Power Supply Current | V _{CC1} or V _{CC2} | 3.6 | | 0.19 | mA | Outputs HIGH |
| I _{CCL} | Power Supply Current | V _{CC1} or V _{CC2} | 3.6 | | 5 | mA | Outputs LOW |
| I _{CCZ} | Power Supply Current | V _{CC1} or V _{CC2} | 3.6 | | 0.19 | mA | Outputs Disabled |
| I _{CCZ} + | Power Supply Current | V _{CC1} or V _{CC2} | 3.6 | | 0.19 | mA | $V_{CC} \le V_O \le 5.5V$, |
| | | | 5.0 | | 0.13 | IIIA | Outputs Disabled |
| ΔI_{CC} | Increase in Power Supply Current | • | 3.6 | | 0.2 | mA | One Input at V _{CC} – 0.6V |
| | (Note 8) | V _{CC1} or V _{CC2} | 5.0 | | 0.2 | | Other Inputs at V _{CC} or GND |

Note 5: Applies to bushold versions only (74LVTH322245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $\textbf{Note 8:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.}$

Dynamic Switching Characteristics (Note 9)

| Symbol | Parameter | v _{cc} | T _A = 25°C | | | Units | Conditions |
|------------------|--|-----------------|-----------------------|------|-------|---------------------------------------|------------|
| Oyillboi | i arameter | (V) | Min Typ Max | | Omics | $C_L = 50 \text{ pF R}_L = 500\Omega$ | |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 3.3 | | 0.8 | | V | (Note 10) |
| V _{OLV} | Quiet Output Minimum Dynamic VOL | 3.3 | | -0.8 | | V | (Note 10) |

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


| Symbol | Parameter | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF, } R_L = 500\Omega$ | | | | |
|------------------|---|---|-----|------------------------|-----|-------|
| | | $\text{V}_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V}$ | | V _{CC} = 2.7V | | Units |
| | | Min | Max | Min | Max | 1 |
| t _{PLH} | Propagation Delay Data to A Port Output | 1.0 | 4.0 | 1.0 | 4.6 | ns |
| t _{PHL} | | 1.0 | 3.7 | 1.0 | 4.1 | ns |
| t _{PLH} | Propagation Delay Data to B Port Output | 1.0 | 3.5 | 1.0 | 3.9 | ns |
| t _{PHL} | | 1.0 | 3.5 | 1.0 | 3.9 | 115 |
| t _{PZH} | Output Enable Time for A Port Output | 1.0 | 5.3 | 1.0 | 6.3 | |
| t _{PZL} | | 1.0 | 5.6 | 1.0 | 7.2 | ns |
| t _{PZH} | Output Enable Time for B Port Output | 1.0 | 4.6 | 1.0 | 5.4 | no |
| t _{PZL} | | 1.0 | 5.3 | 1.0 | 6.9 | ns |
| t _{PHZ} | Output Disable Time for A Port Output | 1.5 | 5.6 | 1.5 | 6.3 | |
| t _{PLZ} | | 1.5 | 5.5 | 1.5 | 5.5 | ns |
| t _{PHZ} | Output Disable Time for B Port Output | 1.5 | 5.4 | 1.5 | 6.1 | |
| t _{PLZ} | | 1.5 | 5.1 | 1.5 | 5.4 | ns |

Capacitance (Note 11)

| Symbol | Parameter | Conditions | Typical | Units |
|------------------|--------------------------|--|---------|-------|
| C _{IN} | Input Capacitance | $V_{CC} = 0V$, $V_I = 0V$ or V_{CC} | 4 | pF |
| C _{I/O} | Input/Output Capacitance | $V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC} | 8 | pF |

A Port Outputs

Physical Dimensions inches (millimeters) unless otherwise noted



- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA96ArevE

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com