

March 1998 Revised October 2004

74VCX162827

Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in the Outputs

General Description

The VCX162827 contains twenty non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has NOR output enables for maximum control flexibility.

The 74VCX162827 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V. The VCX162827 is also designed with 26Ω resistors in the outputs.

The 74VCX162827 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.4V–3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in outputs
- t_{PD}

3.4 ns max for 3.0V to 3.6V V_{CC}

- \blacksquare Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})

±12 mA @ 3.0V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

Order Number	Package Number	Package Description
74VCX162827MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
I ₀ -I ₁₉	Inputs
O ₀ -O ₁₉	Outputs

© 2004 Fairchild Semiconductor Corporation

DS500138

Connection Diagram



Truth Tables

	Inputs		Outputs
OE ₁	OE ₂	I ₀ –I ₉	O ₀ -O ₉
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z


	Inputs		Outputs
OE ₃	OE ₄	I ₀ –I ₉	O ₁₀ -O ₁₉
L	L	L	L
L	L	Н	Н
Н	Χ	Х	Z
Х	Н	Х	Z

H = HIGH Voltage Level

Functional Description

The 74VCX162827 contains twenty non-inverting buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of each other. The control pins may be shorted together to obtain full 20-bit operation. The 3-STATE outputs are controlled by Output Enable (\overline{OE}_n) inputs. When \overline{OE}_1 , and \overline{OE}_2 are LOW, O_0 – O_{10} are in the 2-state mode. When either \overline{OE}_1 or $\overline{\text{OE}}_2$ are HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs. The same applies for byte two with $\overline{\text{OE}}_3$ and $\overline{\text{OE}}_4$.

Logic Diagrams



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

Absolute Maximum Ratings(Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to +4.6V \\ \end{tabular}$

Output Voltage (V_O)

Outputs 3-STATE -0.5 V to +4.6 VOutputs Active (Note 3) $-0.5 \text{V to } \text{V}_{CC} +0.5 \text{V}$ DC Input Diode Current (I_{IK}) $\text{V}_{\text{I}} < 0 \text{V}$ -50 mADC Output Diode Current (I_{OK})

V_O < 0V V_O > V_{CC}

DC V_{CC} or GND Current per

Supply Pin (I $_{\rm CC}$ or GND) ± 100 mA Storage Temperature Range (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Recommended Operating Conditions (Note 4)

Power Supply

-50 mA

+50 mA

Operating 1.4V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States 0V to V_{CC} Output in 3-STATE 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 V_{CC} = 3.0V to 3.6V \pm 12 mA V_{CC} = 2.3V to 2.7V \pm 8 mA

 $V_{CC} = 1.65V$ to 2.3V ± 3 mA

 V_{CC} = 1.4V to 1.6V ± 1 mA Free Air Operating Temperature (T_A) -40° C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		(V) 2.7 - 3.6	2.0		
VIН	HIGH Level Input Voltage					
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V _{CC}		
			1.4 - 1.6	0.65 x V _{CC}		
V_{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V _{CC}	•
			1.4 - 1.6		0.35 x V _{CC}	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I _{OL} = 6 mA	2.7		0.4	
		I _{OL} = 8 mA	3.0		0.55	
		I _{OL} = 12 mA	3.0		0.8	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		I _{OL} = 6 mA	2.3		0.4	V
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		$I_{OL} = 3 \text{ mA}$	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I _{OL} = 1 mA	1.4		0.35	
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μА
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	1.4 - 3.6		±10.0	μА
		$V_I = V_{IH}$ or V_{IL}	1.4 - 3.0		±10.0	μА
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10.0	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μА

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units	Figure
Cymbol	T drameter	Conditions	(V)	Min	Max	Oille	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.4		
t _{PLH}			2.5 ± 0.2	1.0	4.1		Figures 1, 2
			1.8 ± 0.15	1.5	8.2	ns	.,_
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	16.4		Figures 5, 6
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	4.3		1
t _{PZH}			2.5 ± 0.2	1.0	5.9		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	., 0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	4.3		
t _{PHZ}			2.5 ± 0.2	1.0	4.9		Figures 1, 3, 4
			1.8 ± 0.15	1.5	8.8	ns	1, 0, 1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	17.6		Figures 5, 7, 8
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 7)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75	113	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For $C_L = 50$ _PF, add approximately 300 ps to the AC maximum specification.


Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics					
Symbol Parameter Conditions V _{CC} T _A = +25°C					
Cymbol	i didilicioi	Conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
- Cymbol	T di dillotoi	Soliditions	Typical	Omio
C _{IN}	Input Capacitance	$V_{CC} = 1.8, 2.5 \text{V or } 3.3 \text{V, V}_{I} = 0 \text{V or V}_{CC}$	6.0	pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF

AC Loading and Waveforms (V_{CC} 3.3V \pm 0.3V to 1.8V \pm 0.15V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL} , t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3 V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2 V$; $1.8 V \pm 0.15 V$
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{cc}					
Cymbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V			
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			

AC Loading and Waveforms (V $_{\text{CC}}$ 1.5V \pm 0.1V)



t_{PLH}, t_{PHL}

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL},t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5 \pm 0.1V
t _{PZH} , t _{PHZ}	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}
	1.5V ± 0.1V
V _{mi}	V _{CC} /2
V _{mo}	V _{CC} /2
V _X	V _{OL} + 0.1V
V_{Y}	V _{OH} – 0.1V



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com