74ABT16543 16-Bit Registered Transceiver with 3-STATE Outputs

# FAIRCHILD

SEMICONDUCTOR

# 74ABT16543 16-Bit Registered Transceiver with 3-STATE Outputs

#### **General Description**

The ABT16543 16-bit transceiver contains two sets of Dtype latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Each byte has separate control inputs, which can be shorted together for full 16-bit operation.

### Features


- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA
- Separate control logic for each byte
- 16-bit version of the ABT543
- Separate controls for data flow in each direction
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

### **Ordering Code:**

Order Number	Package Number	Package Description		
74ABT16543CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide		
74ABT16543CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide		
Devices also available on Tana and Real. Specify by appending the suffix letter "Y" to the ordering code				

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering cod

### **Connection Diagram**




### **Pin Descriptions**

Pin Names	Description			
OEAB <sub>n</sub>	A-to-B Output Enable Input (Active LOW)			
OEBAn	B-to-A Output Enable Input (Active LOW)			
CEAB <sub>n</sub>	A-to-B Enable Input (Active LOW)			
CEBAn	B-to-A Enable Input (Active LOW)			
LEAB	A-to-B Latch Enable Input (Active LOW)			
LEBAn	B-to-A Latch Enable Input (Active LOW)			
A <sub>0</sub> -A <sub>15</sub>	A-to-B Data Inputs or			
	B-to-A 3-STATE Outputs			
B <sub>0</sub> –B <sub>15</sub>	B-to-A Data Inputs or			
	A-to-B 3-STATE Outputs			

© 1999 Fairchild Semiconductor Corporation DS011646.prf

www.fairchildsemi.com



### **Data I/O Control Table**

Inputs			Latch Status	Output Buffers
CEAB <sub>n</sub>	LEAB <sub>n</sub>	OEAB <sub>n</sub>	(Byte n)	(Byte n)
Н	Х	Х	Latched	HIGH Z
Х	н	Х	Latched	—
L	L	Х	Transparent	—
Х	Х	н	—	HIGH Z
L	Х	L	—	Driving

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

A-to-B data flow shown;


B-to-A flow control is the same, except using  $\overline{CEBA}_n$ ,  $\overline{LEBA}_n$  and  $\overline{OEBA}_n$ 

### **Functional Description**


The ABT16543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A port or take data from the B-Port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the LEAB line puts the A latches in the storage

mode and their outputs no longer change with the A inputs. With  $\overrightarrow{CEAB}$  and  $\overrightarrow{OEAB}$  both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the  $\overrightarrow{CEBA}$ ,  $\overrightarrow{LEBA}$  and  $\overrightarrow{OEBA}$ . Each byte has separate control inputs, allowing the device to be used as two 8-bit transceivers or as one 16-bit transceiver.

#### **Logic Diagrams**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

2

#### Absolute Maximum Ratings(Note 1)

		0
Storage Temperature	-65°C to +150°C	-
Ambient Temperature under Bias	-55°C to +125°C	R
Junction Temperature under Bias	-55°C to +150°C	С
V <sub>CC</sub> Pin Potential to		Ŭ
Ground Pin	-0.5V to +7.0V	F
Input Voltage (Note 2)	-0.5V to +7.0V	S
Input Current (Note 2)	-30 mA to +5.0 mA	Ν
Voltage Applied to Any Output		
in the Disable or		
Power-Off State	-0.5V to +5.5V	
in the HIGH State	-0.5V to V <sub>CC</sub>	No
Current Applied to Output		ma uno
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)	No

**DC Electrical Characteristics** 

DC Latchup Source Current Over Voltage Latchup (I/O)

# Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$					
Supply Voltage	+4.5V to +5.5V					
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )						
Data Input	50 mV/ns					
Enable Input	20 mV/ns					
Clock Input	100 mV/ns					
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.						

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### Symbol Parameter Min Max Units V<sub>cc</sub> Conditions Тур $V_{\text{IH}}$ Input HIGH Voltage 2.0 V Recognized HIGH Signal VIL Input LOW Voltage 0.8 ۷ Recognized LOW Signal Input Clamp Diode Voltage -1.2 I<sub>IN</sub> = -18 mA (Non I/O Pins) $V_{CD}$ V Min 2.5 VOH Output HIGH Voltage $I_{OH} = -3 \text{ mA}, (A_n, B_n)$ $I_{OH} = -32 \text{ mA}, (A_n, B_n)$ 2.0 VOL Output LOW Voltage 0.55 $I_{OL} = 64 \text{ mA}, (A_n, B_n)$ ٧ Min VID Input Leakage Test 4.75 V 0.0 I<sub>ID</sub> = 1.9 μA, (Non-I/O Pins) All Other Pins Grounded Input HIGH Current V<sub>IN</sub> = 2.7V (Non-I/O Pins) ((Note 3) μA Max $I_{\rm IH}$ 1 $V_{IN} = V_{CC}$ (Non-I/O Pins) 1 I<sub>BVI</sub> Input HIGH Current Breakdown Test 7 μΑ Max V<sub>IN</sub> = 7.0V (Non-I/O Pins) Input HIGH Current 100 μΑ Max $V_{IN} = 5.5V (A_n, B_n)$ IBVIT Breakdown Test (I/O) V<sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 3) Input LOW Current Max -1 μΑ $I_{\rm IL}$ -1 V<sub>IN</sub> = 0.0V (Non-I/O Pins) IIH + IOZH Output Leakage Current 10 0V-5.5V V<sub>OUT</sub> = 2.7V (A<sub>n</sub>, B<sub>n</sub>); μΑ $\overline{OEAB}$ or $\overline{CEAB} = 2V$ IIL + IOZL Output Leakage Current -10 μΑ 0V-5.5V $V_{OUT} = 0.5V (A_n, B_n);$ $\overline{OEAB}$ or $\overline{CEAB} = 2V$ Output Short-Circuit Current -100 -275 mΑ Max $V_{OUT} = 0V (A_n, B_n)$ los Output HIGH Leakage Current 50 ICEX μΑ Max $V_{OUT} = V_{CC} (A_n, B_n)$ Bus Drainage Test 100 μΑ $V_{OUT} = 5.5V (A_n, B_n)$ ; All Others GND 0.0V $I_{ZZ}$ Power Supply Current 1.0 mΑ Max All Outputs HIGH I<sub>CCH</sub> Power Supply Current 60 mΑ Max All Outputs LOW I<sub>CCL</sub> Power Supply Current 1.0 mΑ Max Outputs 3-STATE I<sub>CCZ</sub> All Others at V<sub>CC</sub> or GND Additional I<sub>CC</sub>/Input 2.5 mA Max $V_{I} = V_{CC} - 2.1V$ I<sub>CCT</sub> All Others at V<sub>CC</sub> or GND Dynamic I<sub>CC</sub> No Load Outputs Open, $\overline{CEAB}$ , $\overline{OEAB}$ , $\overline{LEAB} = GND$ , ICCD (Note 3) 0.25 mA/MHz Max $\overline{\text{CEBA}} = V_{CC}$ , One Bit Toggling, 50% Duty Cycle Note 3: Guaranteed but not tested.

74ABT16543

–500 mA

10V

4
ហ្គុំ
9
È
Ъ
4
4

## AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	l
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	5.7	1.5	5.7	ns
t <sub>PHL</sub>	A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>						
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	5.5	1.5	5.5	ns
t <sub>PHL</sub>	$\overline{\text{LEAB}}_{\overline{n}}$ to B <sub>n</sub> , $\overline{\text{LEBA}}_{\overline{n}}$ to A <sub>n</sub>						
t <sub>PZH</sub>	Enable Time	1.5	2.8	5.2	1.5	5.2	ns
t <sub>PZL</sub>	$\overline{OEBA_n}$ or $\overline{OEAB_n}$ to $A_n$ or $B_n$						
t <sub>PHZ</sub>	Disable Time	1.6	3.1	6.0	1.6	6.0	ns
t <sub>PLZ</sub>	$\overline{OEAB}_n$ or $\overline{OEBA}_n$ to $A_n$ or $B_n$						
t <sub>PZH</sub>	Enable Time	1.5	3.1	6.2	1.5	6.2	ns
t <sub>PZL</sub>	$\overline{\text{CEBA}}_n$ or $\overline{\text{CEAB}}_n$ to $A_n$ or $B_n$						
t <sub>PHZ</sub>	Disable Time	1.7	3.2	6.3	1.7	6.3	ns
t <sub>PLZ</sub>	$\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$						

# **AC Operating Requirements**

(SSOP Package)


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -55^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_L = 50 \text{ pF}$		Units
		Min	Max	Min	Мах	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		ns
t <sub>S</sub> (L)	$A_n$ or $B_n$ to $\overline{LEBA_n}$ or $\overline{LEAB_n}$	2.0		2.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		ns
t <sub>H</sub> (L)	$A_n$ or $B_n$ to $\overline{LEBA_n}$ or $\overline{LEAB_n}$	1.0		1.0		
t <sub>W</sub> (L)	Pulse Width, LOW	3.0		3.0		ns

# Capacitance


Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	V <sub>CC</sub> = 0V (non I/O pins)
C <sub>I/O</sub> (Note 4)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 4:  $C_{I/O}$  is measured at frequency, f = 1 MHz, per MIL-STD-883, Method 3012.

www.fairchildsemi.com




Downloaded from Elcodis.com electronic components distributor



www.fairchildsemi.com

6



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.